



上海新相微电子股份有限公司

NV3023B Datasheet

A-Si TFT LCD Single Chip Driver
132RGBx162 Resolution and 262K color

Version 2.7
Dec, 2023

Introduction	4
1. Features	5
2. Pin Descriptions	7
3. Bump Arrangement and Coordination	9
3.1. Bump Arrangement.....	9
3.2. Pin Connection.....	10
3.3. Pad Coordination.....	11
4. Interface Description	15
4.1. Interface Type Selection	15
4.2. Serial Interface	15
4.2.1 Command/Data Write	16
4.2.2 Command/Data Read	17
4.3. 8080-Series Parallel Interface (P68='0').....	19
4.3.1. Write Cycle/Sequence.....	20
4.3.2. Read Cycle/Sequence.....	21
4.4. 6800-Series Parallel Interface (P68='1').....	22
4.4.1. Write Cycle Sequence	23
4.4.2. Read Cycle Sequence.....	24
4.5. Serial Interface Recovery Function.....	25
4.6. Display Data Transmission Pause.....	26
4.7. Display Data Transfer Mode.....	26
4.8. RGB Interface	27
4.8.1. RGB Interface Selection	27
4.8.2. RGB Interface Timing.....	29
4.8.3 RGB Interface Mode Selection	29
4.9. Display Data Color Coding	30
4.9.1. Serial Interface	30
4.9.2. Parallel 8-bit Interface (IM="100").	33
5. Display Data with SRAM.....	35
5.1. SRAM Organization	35
5.2. Memory To Display Mapping.....	36
5.3. MCU To SRAM Access Direction.....	37
6. Tearing Effect.....	39
6.1. Tearing Effect Line Modes	39
6.2. Tearing Effect Line Timing	41
6.2.1. Example 1 MCU Write is Faster than Panel Read	42
6.2.2. Example 2 MCU Write is slower than Panel Read	43
7. Power ON/OFF Sequence	44
7.1. Case 1 - RESX line is held high or Unstable by Host at Power On	45
7.2. Case 2 - RESX line is held low by Host at Power On.....	46
7.3. Uncontrolled Power Off.....	46
8. Power Level Definition	47
8.1. Power Levels.....	47
8.2. Power Flow Chart	48
9. Gamma Curve.....	49
9.1. Gamma curve according to the Gamma 1.0/1.8/2.2/2.5.....	49
9.2. Gamma Structure	50
10. Reset Function	51
10.1. State of Register After Different Reset	51
10.2. Reset Timing	52
11. Sleep Out and Self-Diagnostic Functions of Display.....	53
12. Command	54
12.1. System Function Command List and Description.....	54
12.1.1. NOP (00h).....	56
12.1.2. SWRESET (01h).....	57

12.1.3. RDDID (04h)	58
12.1.4. RDDST (09h)	59
12.1.5. RDDPM (0Ah)	61
12.1.6. RDDMADCTL (0Bh)	62
12.1.7. RDDCOLMOD (0Ch)	63
12.1.8. RDDIM (0Dh)	64
12.1.9. RDDSM (0Eh)	65
12.1.10. RDDSDR (0Fh)	66
12.1.11. SLPIN (10h)	67
12.1.12. SLPOUT(11h)	68
12.1.13. PTION (12h)	69
12.1.14. NORON (13h)	70
12.1.15. INVOFF (20h)	71
12.1.16. INVON (21h)	72
12.1.17. DISPOFF (28h)	73
12.1.18. DISPON (29h)	74
12.1.19. CASET (2Ah)	75
12.1.20. RASET (2Bh)	77
12.1.21. RAMWR (2Ch)	79
12.1.22. PTLAR(30h)	80
12.1.23. SCRLAR (33h)	82
12.1.24. TEOFF (34h)	84
12.1.25. TEON (35h)	85
12.1.26. MADCTR (36h)	86
12.1.27. VSCSAD (37h)	88
12.1.28. IDMOFF (38h)	90
12.1.29. IDMON (39h)	91
12.1.30. COLMOD (3Ah)	92
12.1.31. LVD_DETECT (44h)	93
12.1.32. RDID1 (DAh)	94
12.1.33. RDID2 (DBh)	95
12.1.34. RDID3 (DCh)	96
12.2. Panel Function Command List and Description.....	97
12.2.1. SPI2SET (3Dh)	99
12.2.2. PWCTR1 (51h)	100
12.2.3. PWCTR 2 (52h)	101
12.2.4. PWCTR 3 (53h)	102
12.2.5. FRMCTR 1 (61h)	103
12.2.6. FRMCTR 2 (62h)	104
12.2.7. FRMCTR 3 (63h)	105
12.2.8. FRMCTR (64h)	106
12.2.9. RGBCTR (82h)	107
12.2.10. GATEST (84h)	108
12.2.11. GATEED (85h)	109
12.2.12. PWCTR 4 (87h)	110
12.2.13. VMCTR 1 (88h)	111
12.2.14. VMCTR 2 (89h)	113
12.2.15. SRCSET (93h)	115
12.2.16. SRCST (94h)	116
12.2.17. PCHGST (95h)	117
12.2.18. PWCTR 5 (B1h)	118
12.2.19. PWCTR 6 (B2h)	119
12.2.20. CHOP (B5h)	121
12.2.21. GATE_REV (C3h)	122
12.2.22. REGU_TEST (C4h)	123
12.2.23. RDOTP 1 (D1h)	124

12.2.24 RDDID (D3h).....	125
12.2.25 OTPCTR 0 (E0h)	126
12.2.25 OTPCTR 1 (E1h)	127
12.2.26 OTPCTR 2 (E2h)	128
12.2.26 OTPCTR 3 (E3h)	129
12.2.27 OTPCTR 5 (E5h)	130
12.2.28 OTPCTR 6 (E6h)	131
13. Example Panel Connection (GM="011").....	132
14. OTP Flow	134
15. Electrical Characteristics	135
15.1. Absolute Maximum Ratings	135
15.2. DC Characteristics	136
15.3. AC Characteristics	137
15.3.1 Parallel MCU 8-bit BUS	137
15.3.2 Display Serial Interface(SPI)	138
15.3.3 Parallel RGB 6-bit BUS	140
16. Revision History.....	141

Introduction

NV3023B is a 262,144-color one-chip SoC driver for a-Si TFT liquid crystal display with resolution of 132RGBx162 dots, comprising a 396-channel source driver, a 162-channel gate driver, 48,114 bytes GRAM for graphic data of 132RGBx162 dots, and power supply circuit.

The NV3023B supports 8-bit data bus interface and serial peripheral interfaces (SPI). It also supplies 6-bit RGB interface for driving video signal directly from application controller. The moving picture area can be specified in internal GRAM by window address function. The specified window area can be updated selectively, so that moving picture can be displayed simultaneously independent of still picture area.

NV3023B can operate with 1.65V I/O interface voltage, and an incorporated voltage follower circuit to generate voltage levels for driving an LCD. The NV3023B also supports a function to display in 8 colors idle mode, allowing for precise power control by software. So these features make the NV3023B an ideal LCD driver for medium or small size portable products such as digital cellular phones, smart phone, MP3 and PMP, on which long battery life is a major concern.

1. Features

- ◆ Display resolution options
 - 120(RGB) (H) X 160 (V)
 - 128(RGB) (H) X 128 (V)
 - 128(RGB) (H) X 160 (V)
 - 130(RGB) (H) X 130 (V)
 - 132(RGB) (H) X 132(V)
 - 132(RGB) (H) X 162 (V)
- ◆ LCD Driver Output Circuits
 - 396 source outputs
 - 162 gate outputs
 - Common electrode output
- ◆ TFT-LCD driver with on-chip full display RAM: 48,114 bytes
- ◆ System Interfaces
 - 8-bits interface with 8080-series MCU
 - 8-bits interface with 6800-series MCU
 - 6-bits RGB interface
 - 3-pin/4-pin serial interface
- ◆ Display color modes
 - Full color mode (idle mode off): 262K-colors
 - Reduced color modes (idle mode on): 8-colors
- ◆ On Chip Functions
 - VCOM generator and adjustment
 - Timing generator
 - Oscillator
 - DC/DC converter
 - Line/frame inversion
 - Factory default value (Maker ID, Version ID, Module ID, etc) are stored on the display module

- ◆ Low-Power Consumption
 - Low operating power supplies
 - IOVCC = 1.65V ~ 3.6 V (interface I/O)
 - VCI = 2.5V ~ 4.8 V (analog)
- ◆ LCD Voltage Drive
 - Source/VCOM power supply voltage
 - DDVDHAC – AGND = 4.5V ~ 5.2V
 - VCL – AGND = -1.0V ~ -3.0V
 - VCI – VCL ≤ 5.0V
 - Gate driver output voltage
 - VGH – AGND = 10V ~ 15V
 - VGL – AGND = -7.5V ~ -13V
 - VGH – VGL ≤ 28V
 - VCOM driver output voltage
 - VCOMH = 2.793V ~ 4.833V
 - VCOML = -2.093V ~ 0.631V
- ◆ Operate Temperature Range: -30°C to 85°C

2. Pin Descriptions

Pin Name	I/O	Descriptions																				
Power Supply Pin																						
IOVCC	I	Power supply for interface logic circuits (1.65 ~ 3.6V)																				
VCI	I	Power supply for analog circuit. Could connect to external power supply (VCI=2.5~4.8V).																				
VSSI	I	System Ground for I/O System																				
AGND	I	System Ground for Analog System and Booster Circuit.																				
DGND	I	System Ground for Digital System.																				
Interface Logic Pin																						
P68	I	8080/6800 MCU Interface Mode Selection P68 = '1' : Select 6800-MCU parallel interface P68 = '0' : Select 8080-MCU parallel interface Note: If not used, please fix this pin at VSS level.																				
IM2 IM1 IMO	I	MCU Parallel interface bus and Serial interface select : <table border="1" style="margin-left: auto; margin-right: auto;"> <tr> <th>IM2</th><th>IM1</th><th>IMO</th><th>SPI4W</th><th>Interface Type</th></tr> <tr> <td>1</td><td>0</td><td>0</td><td>X</td><td>MCU 8-bit Parallel</td></tr> <tr> <td>0</td><td>X</td><td>X</td><td>1</td><td>SPI 4 Wire Serial</td></tr> <tr> <td>0</td><td>X</td><td>X</td><td>0</td><td>SPI 3 Wire Serial(or 2 Data Line SPI configured by register 3Dh)</td></tr> </table>	IM2	IM1	IMO	SPI4W	Interface Type	1	0	0	X	MCU 8-bit Parallel	0	X	X	1	SPI 4 Wire Serial	0	X	X	0	SPI 3 Wire Serial(or 2 Data Line SPI configured by register 3Dh)
IM2	IM1	IMO	SPI4W	Interface Type																		
1	0	0	X	MCU 8-bit Parallel																		
0	X	X	1	SPI 4 Wire Serial																		
0	X	X	0	SPI 3 Wire Serial(or 2 Data Line SPI configured by register 3Dh)																		
SPI4W		SPI4W='0', 3-line SPI Enable or 2 Data Line SPI Enable. SPI4W='1', 4-line SPI Enable. If Not Used, Please fix this Pin at VSS Level.																				
RESX	I	Chip Reset Pin ("Low Active") Note: Keep this pin without glitch																				
CSX	I	Chip Select Pin ("Low Active") Pull down when chip accessible																				
DCX	I	Reuse Pin according parallel and serial interface: <ul style="list-style-type: none"> ➤ MCU Interface: Distinguish Data ('1') or Command ('0'). ➤ SPI Interface: Used as 'SCL' clock pin. If not used, please connect this pin to VSS.																				
RDX	I	<ul style="list-style-type: none"> ➤ 8080-parallel interface: used as 'Read' enable. ➤ 6800-parallel interface: <ol style="list-style-type: none"> 1. when WRX='0' , RDX used as 'write' enable; 2. When WRX='1', RDX used as 'Read' enable. 																				
WRX	I	<ul style="list-style-type: none"> ➤ 8080-parallel interface, used as write enable. ➤ 6800-parallel interface, used to distinguish 'write' or 'read' operation. ➤ SPI 4-wire interface, used as D/CX. ➤ 2 Data Line SPI used as data input. 																				

Pin Name	I/O	Descriptions																												
D[7:0]	I/O	<ul style="list-style-type: none"> ➤ SPI without RGB interface : D[0] used as SDI/O, others don't care; ➤ SPI with RGB interface : D[5:0] used as data bus; ➤ MCU interface : D[7:0] used as data bus; <p>Note : When RGB interface enable , SPI should use 'SDA' pin as SDI/O</p>																												
TE	O	Tearing effect output pin to synchronize MCU to frame writing																												
TEST12/SDA	I/O	When RCM[1]='1',SDA is used for SPI write/read data line; When RCM[0]='0',SDA is not used;																												
TEST8/PCLK	I	RGB interface pixel clock signal																												
TEST10/HS	I	RGB interface horizontal synchronization signal																												
TEST11/VS	I	RGB interface vertical synchronization signal																												
TEST9/DE	I	RGB interface data enable signal																												
Mode Selection Pin																														
Panel Resolution Selection Pins.																														
<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th>GM2</th><th>GM1</th><th>GM0</th><th>Descriptions</th></tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>0</td><td>132RGBX162(S1~396 and G1~G162 output)</td></tr> <tr> <td>0</td><td>0</td><td>1</td><td>128RGBX128(S7~390 and G2~G129 output)</td></tr> <tr> <td>0</td><td>1</td><td>0</td><td>120RGBX160(S7~366 and G2~G161 output)</td></tr> <tr> <td>0</td><td>1</td><td>1</td><td>128RGBX160(S7~390 and G2~G161 output)</td></tr> <tr> <td>1</td><td>0</td><td>0</td><td>130RGBX130(S7~396 and G2~G131 output)</td></tr> <tr> <td>1</td><td>0</td><td>1</td><td>132RGBX132(S1~396 and G2~G133 output)</td></tr> </tbody> </table>			GM2	GM1	GM0	Descriptions	0	0	0	132RGBX162(S1~396 and G1~G162 output)	0	0	1	128RGBX128(S7~390 and G2~G129 output)	0	1	0	120RGBX160(S7~366 and G2~G161 output)	0	1	1	128RGBX160(S7~390 and G2~G161 output)	1	0	0	130RGBX130(S7~396 and G2~G131 output)	1	0	1	132RGBX132(S1~396 and G2~G133 output)
GM2	GM1	GM0	Descriptions																											
0	0	0	132RGBX162(S1~396 and G1~G162 output)																											
0	0	1	128RGBX128(S7~390 and G2~G129 output)																											
0	1	0	120RGBX160(S7~366 and G2~G161 output)																											
0	1	1	128RGBX160(S7~390 and G2~G161 output)																											
1	0	0	130RGBX130(S7~396 and G2~G131 output)																											
1	0	1	132RGBX132(S1~396 and G2~G133 output)																											
VPP	I	When writing NVM, it needs external power supply voltage (7.5V).																												
Driver Output and other pins																														
S1~S396	O	Source driver output pins.																												
G1~G162	O	Gate driver output pins.																												
VDD	O	Test pin for internal digital logic Power supply																												
GVDD	O	A power supply for Grayscale Voltage Generator																												
DDVDHAC	O	A power supply pin for source driver block that is generated from power block. Output of booster 1 circuit (output of 2-times output of VCI).																												
VCL	O	A power supply pin for generating VCOML																												
VGH	O	Power supply for Gate Driver																												
VGL	O	Negative power supply for Gate Driver																												
VCOMH	O	The high level of VCOM AC voltage.																												
VCOML	O	The low level of VCOM AC voltage.																												
VCOM	O	TFT display common electrode power supply. Alternates between voltage levels between VCOMH-VCOML. Registers set the alternating cycle for operating or halting VCOM.																												
TEST_C<3:0>	O	Test pin, it is not accessible to user.must be open.																												
TESTOP<4>	I	External clock input																												
RCM0	I	Test pin, it is not accessible to user.																												
RCM1	I	RGB interface enable.																												
TESTOP<8:5>/ TESTOP<3:1>/ SRGB/SMX/SMY/ LCM/EXTC	/	These pins are dummy																												

3. Bump Arrangement and Coordination

3.1. Bump Arrangement




Figure 3-1 Pad Arrangement

3.2. Pin Connection




Figure 3-2 Pad Connection

No	PAD Name	X	Y
622	S47	-2644	224.5
623	S46	-2660	112.5
624	S45	-2676	224.5
625	S44	-2692	112.5
626	S43	-2708	224.5
627	S42	-2724	112.5
628	S41	-2740	224.5
629	S40	-2756	112.5
630	S39	-2772	224.5
631	S38	-2788	112.5
632	S37	-2804	224.5
633	S36	-2820	112.5
634	S35	-2836	224.5
635	S34	-2852	112.5
636	S33	-2868	224.5
637	S32	-2884	112.5
638	S31	-2900	224.5
639	S30	-2916	112.5
640	S29	-2932	224.5
641	S28	-2948	112.5
642	S27	-2964	224.5
643	S26	-2980	112.5
644	S25	-2996	224.5
645	S24	-3012	112.5
646	S23	-3028	224.5
647	S22	-3044	112.5
648	S21	-3060	224.5
649	S20	-3076	112.5
650	S19	-3092	224.5
651	S18	-3108	112.5
652	S17	-3124	224.5
653	S16	-3140	112.5
654	S15	-3156	224.5
655	S14	-3172	112.5
656	S13	-3188	224.5
657	S12	-3204	112.5
658	S11	-3220	224.5
659	S10	-3236	112.5
660	S9	-3252	224.5
661	S8	-3268	112.5
662	S7	-3284	224.5
663	S6	-3300	112.5
664	S5	-3316	224.5
665	S4	-3332	112.5
666	S3	-3348	224.5
667	S2	-3364	112.5

No	PAD Name	X	Y
668	S1	-3380	224.5
669	DUMMY	-3396	112.5
670	DUMMY	-3412	224.5
671	DUMMY	-3428	112.5
672	DUMMY	-3444	224.5
673	G1	-3460	112.5
674	G3	-3476	224.5
675	G5	-3492	112.5
676	G7	-3508	224.5
677	G9	-3524	112.5
678	G11	-3540	224.5
679	G13	-3556	112.5
680	G15	-3572	224.5
681	G17	-3588	112.5
682	G19	-3604	224.5
683	G21	-3620	112.5
684	G23	-3636	224.5
685	G25	-3652	112.5
686	G27	-3668	224.5
687	G29	-3684	112.5
688	G31	-3700	224.5
689	G33	-3716	112.5
690	G35	-3732	224.5
691	G37	-3748	112.5
692	G39	-3764	224.5
693	G41	-3780	112.5
694	G43	-3796	224.5
695	G45	-3812	112.5
696	G47	-3828	224.5
697	G49	-3844	112.5
698	G51	-3860	224.5
699	G53	-3876	112.5
700	G55	-3892	224.5
701	G57	-3908	112.5
702	G59	-3924	224.5
703	G61	-3940	112.5
704	G63	-3956	224.5
705	G65	-3972	112.5
706	G67	-3988	224.5
707	G69	-4004	112.5
708	G71	-4020	224.5
709	G73	-4036	112.5
710	G75	-4052	224.5
711	G77	-4068	112.5
712	G79	-4084	224.5
713	G81	-4100	112.5

No	PAD Name	X	Y
714	G83	-4116	224.5
715	G85	-4132	112.5
716	G87	-4148	224.5
717	G89	-4164	112.5
718	G91	-4180	224.5
719	G93	-4196	112.5
720	G95	-4212	224.5
721	G97	-4228	112.5
722	G99	-4244	224.5
723	G101	-4260	112.5
724	G103	-4276	224.5
725	G105	-4292	112.5
726	G107	-4308	224.5
727	G109	-4324	112.5
728	G111	-4340	224.5
729	G113	-4356	112.5
730	G115	-4372	224.5
731	G117	-4388	112.5
732	G119	-4404	224.5
733	G121	-4420	112.5
734	G123	-4436	224.5
735	G125	-4452	112.5
736	G127	-4468	224.5
737	G129	-4484	112.5
738	G131	-4500	224.5
739	G133	-4516	112.5
740	G135	-4532	224.5
741	G137	-4548	112.5
742	G139	-4564	224.5
743	G141	-4580	112.5
744	G143	-4596	224.5
745	G145	-4612	112.5
746	G147	-4628	224.5
747	G149	-4644	112.5
748	G151	-4660	224.5
749	G153	-4676	112.5
750	G155	-4692	224.5
751	G157	-4708	112.5
752	G159	-4724	224.5
753	G161	-4740	112.5
754	DUMMY	-4756	224.5
755	DUMMY	-4772	112.5

4. Interface Description

4.1. Interface Type Selection

The selection of a given interfaces are done by setting P68, IM2, IM1, and IM0 pins as show in below tables.

Table 4-1 Interface Type Selection

P68	IM2	IM1	IM0	Interface	Read Back Selection
X	0	X	X	Serial interface	Via the read instruction (8-bit , 24-bit and 32-bit read parameter)
0	1	0	0	8080 MCU 8-bit Parallel	RDX strobe (8-bit read data and 8-bit read parameter)
1	1	0	0	6800 MCU 8-bit Parallel	RDX strobe (8-bit read data and 8-bit read parameter)

4.2. Serial Interface

The Module uses a 3-wire 9-bit serial interface or 4-pins/8-bit bi-directional interface for communication between the micro controller and the LCD driver chip. The 3-pins serial use: CSX (chip enable), SCL (serial clock) and SDA (serial data input/output) and the 4-pins serial use: CSX (chip enable), D/CX (data/ command select), SCL (serial clock), and SDA (serial data input/output).

Table 4-2 Serial Interface Type Selection

IM2	4WSPI	Interface	Read back selection
0	0	3-Pins Serial Interface(or 2 Data Line SPI)	Via the read instruction (8-bit , 24-bit and 32-bit read parameter)
0	1	4-Pins Serial Interface	Via the read instruction (8-bit , 24-bit and 32-bit read parameter)

4.2.1 Command/Data Write

The write mode of the interface means the micro controller writes commands and data to the LCD driver. 3-pins serial data packet contains a control bit D/CX and a transmission byte, but in 4-pins serial case, data packet contains just transmission byte and control bit D/CX is transferred by the D/CX pin. If D/CX is “low”, the transmission byte is interpreted as a command byte. If D/CX is “high”, the transmission byte is stored in the display data RAM (Memory write command), or command register as parameter.

Any instruction can be sent in any orders to the Driver. The MSB is transmitted first. The serial interface is initialized when CSX is high status. In this state, SCL clock pulse or SDA data have no effect. A falling edge on CSX enables the serial interface and indicated the start of data transmission.




Figure 4-2-1-1 SPI 3-Wire Write Data Format




Figure 4-2-1-2 SPI 4-Wire Write Data Format

When CSX is “high”, SCL clock is ignored. At the falling edge of CSX, SCL can be high or low. SDA is sampled at the rising edge of SCL. D/CX indicates, whether the byte is command code (D/CX='0') or parameter/RAM data (D/CX='1'). If CSX stays low after the last bit of command/data byte, the serial interface expects the D/CX bit (3-pin serial interface) or D7 (4-pins serial interface) of the next byte at the next rising edge of SCL.

4.2.2 Command/Data Read




Figure 4-2-2-1 SPI 3-Wire 8-bit Read Operation
(For ‘DAH/DBH/DCH/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh’ Command)




Figure 4-2-2-2 SPI 3-Wire 24-bit Read Operation
(For ‘04H’ Command with one dummy clock)




Figure 4-2-2-3 SPI 3-Wire 32-bit Read Operation
(For ‘09H’ Command with one dummy clock)




Figure 4-2-2-4 SPI 4-Wire 8-bit Read Operation
(For ‘DAH/DBH/DCH/0Ah/0Bh/0Ch/0Dh/0Eh/0Fh’ Command)




Figure 4-2-2-5 SPI 4-Wire 24-bit Read Operation
(For '04H' Command with one dummy clock)




Figure 4-2-2-6 SPI 4-Wire 32-bit Read Operation
(For '09H' Command with one dummy clock)

4.3. 8080-Series Parallel Interface (P68='0')

The MCU uses an 11-wires 8-data parallel interface. The chip-select CSX (active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. WRX is the parallel data write, RDX is the parallel data read and D[7:0] is parallel data.

The graphics controller chip reads the data at the rising edge of WRX signal. The D/CX is the data/command flag. When D/CX='1', D[7:0] bits are display RAM data or command parameters. When D/C='0', D[7:0] bits are commands.

The 8080-series bi-direction interface can be used for communication between the micro-controller and LCD driver chip. The selection of this interface is done when P68 pin is low state (GND). Interface bus width can be selected with IM2, IM1 and IM0. The interface functions of 8080-series parallel interface are given in Table 4-3-1.

Table 4-3-1 8080 MCU Operation

P68	IM2	IM1	IM0	Interface	D/CX	RDX	WRX	Function
0	1	0	0	8-bit parallel	L	H	R	Write 8-bit command
					H	H	R	Write 8-bit display data or 8-bit parameter
					H	R	H	Read 8-bit display data or 8-bit parameter

Note: Reading operation applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

4.3.1. Write Cycle/Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle (WRX high-low-high sequence) consists of 3 control (D/CX, RDX, WRX) and data signals (D[7...0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (= ‘0’) and vice versa it is data (= ‘1’). The write cycle is described in the following figure.




Figure 4-3-1 8080 MCU Write sequence

4.3.2. Read Cycle/Sequence

The read cycle (RDX high-low-high sequence) means that the host reads information from the display via interface. The display sends data (D[7:0]) to the host when there is a falling edge of RDX and the host reads data when there is a rising edge of RDX.




Figure 4-3-2 8080 Read sequence

4.4. 6800-Series Parallel Interface (P68='1')

The MCU uses a 11-wires 8-data parallel interface. The chip-select CSX (active low) enables and disables the parallel interface. RESX (active low) is an external reset signal. WRX is read/write flag, RDX is the parallel data read/write enable and D[7:0] is parallel data.

The Graphics Controller Chip reads the data at the falling edge of RDX signal when WRX = '1' and writes the data at the falling of the RDX signal when R/WX='0'. The D/CX is the data or command flag. When D/CX='1', D[7:0] bits are display RAM data or command parameters. When D/C='0', D[7:0] bits are commands.

The 6800-series bi-direction interface can be used for communication between the micro- controller and LCD driver chip. The selection of this interface is done when P68 pin is high state (IOVCC). Interface bus width can be selected with IM2, IM1 and IM0. The interface functions of 6800-series parallel interface are given in Table 4-4-1.

Table 4-4-1 6800 MCU Operation

P68	IM2	IM1	IM0	Interface	D/CX	WRX	RDX	Function
1	1	0	0	8-bit parallel	L	L	F	Write 8-bit command
					H	L	F	Write 8-bit display data or 8-bit parameter
					H	H	F	Read 8-bit display data or 8-bit parameter

Note: Reading operation applied for command code: DAh, DBh, DCh, 04h, 09h, 0Ah, 0Bh, 0Ch, 0Dh, 0Eh, 0Fh

4.4.1. Write Cycle Sequence

The write cycle means that the host writes information (command or/and data) to the display via the interface. Each write cycle consists of 3 control (D/CX, RDX, WRX) and data signals (D[7:0]). D/CX bit is a control signal, which tells if the data is a command or a data. The data signals are a command if the control signal is low (D/CX= ‘0’), vice versa, it is data (D/CX= ‘1’).WRX work as write or read flag, WRX=’0’ stands for write operation, WRX=’1’ means read operation.The detail write cycle is described in the Figure 4-4-1.




Figure 4-4-1 6800 Write Sequence

4.4.2. Read Cycle Sequence

The read cycle means that the host reads information (command or/and data) to the display via the interface. Each read cycle consists of 3 control (D/CX, WRX, RDX) and data (D[7:0]). D/CX bit is control signal, which tells if the data is a command or a data. The data signals are the command if the control signal is low and vice versa it is data . WRX work as write or read flag, WRX='0' stands for write operation, WRX='1' means read operation. The detail read cycle is described in the figure Figure 4-4-2.




Figure 4-4-2 6800 Read Sequence

4.5. Serial Interface Recovery Function

If there is a break in data transmission by RESX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, then Driver will reject the previous bits and should reset the interface that it will be ready to receive command data again when the chip select line (CSX) is next activated after RESX have been High state. See the following example.




Figure 4-5-1 Serial interface recovery

If there is a break in data transmission by CSX pulse, while transferring a Command or Frame Memory Data or Multiple Parameter command Data, before Bit D0 of the byte has been completed, Then the Driver will reject the previous bits and should reset the interface such that it will be ready to receive the same byte re-transmitted when the chip select line (CSX) is next activated. See the following example.




Figure 4-5-2 Serial interface recovery 2

If 1, 2 or more parameter command is being sent and a break occurs while sending any parameter before the last one and if the host then sends a new command rather than re-transmitting the parameter that was interrupted, then the parameters that were successfully sent are stored and the parameter where the break occurred is rejected. The interface is ready to receive next byte as show below.




Figure 4-5-3 Serial interface recovery 3

4.6. Display Data Transmission Pause

It will be possible when transferring a Command, Frame Memory Data or Multiple Parameter Data to invoke a pause in the data transmission. If the Chip Select Line is released after a whole byte of a Frame Memory Data or Multiple Parameter Data has been completed, then the Display Module will wait and continue the Frame Memory Data or Parameter Data Transmission from the point where it was paused. If the Chip Select Line is released after a whole byte of a command has been completed, then the Display Module will receive either the command's parameters (if appropriate) or a new command when the Chip Select Line is next enabled as shown below:




Figure 4-6 Serial interface recovery 3

4.7. Display Data Transfer Mode

The data format is described for each interface. Data can be downloaded to the Frame Memory by 2 methods.

Method 1:

The Image data is sent to the Frame Memory in successive Frame writes, each

time the Frame Memory is filled, the Frame Memory pointer is reset to the start point and the next Frame is written.

Start Frame Write	Image Data Frame1	Image Data Frame2	Image Data Frame3
-------------------	-------------------	-------------------	-------------------

Method 2:

After image data is sent and at the end of each Frame Memory download, a command is sent to stop Frame Memory Write. Then Start Memory Write command is sent, and a new Frame is downloading.

Start Frame Write	Image Data Frame1	Any Command	Start Frame Write	Image Data Frame2	Any Command	. . .	Any Command
-------------------	-------------------	-------------	-------------------	-------------------	-------------	-------	-------------

4.8. RGB Interface

4.8.1. RGB Interface Selection

The RGB interface mode is available for NV3023B and the interface is selected by setting the VIPF[3:0]=4'b1110 and RCM=1 bits as following table.

Table 4-8-1 RGB Interface Selection

VIPF[3:0]				RGB Interface				Data Bus			
1 1 1 0				6-bit RGB interface				D[5:0]			
Others						Setting prohibited					

The display operation via RGB interface is synchronized with the VS, HS and PCLK signals. The RGB interface transfers the updated data to GRAM and the update area is defined by the window address function. The back porch and back porch are used to set the RGB interface timing.

- ◆ 6-bit data bus interface (D[5:0] is used) , VIPF[3] = 1110

First Transmission						Second Transmission						Third Transmission					
D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0	D5	D4	D3	D2	D1	D0
R[5]	R[4]	R[3]	R[2]	R[1]	R[0]	G[5]	G[4]	G[3]	G[2]	G[1]	G[0]	B[5]	B[4]	B[3]	B[2]	B[1]	B[0]


Pixel clock (PCLK) is running all the time without stopping and it is used to entering VS, HS, EN and D[7:0] states when there is a rising edge of the PCLK. The PCLK can not be used as continues internal clock for other functions of the display

module.

Vertical synchronization (VS) is used to tell when there is received a new frame of the display. This is high enable and its state is read to the display module by a rising edge of the PCLK signal.

Horizontal synchronization (HS) is used to tell when there is received a new line of the frame. This is low enable and its state is read to the display module by a rising edge of the PCLK signal.

Data Enable (DE) is used to tell when there is received RGB information that should be transferred on the display. This is a high enable and its state is read to the display module by a rising edge of the PCLK signal. D[7:0] are used to tell what is the information of the image that is transferred on the display (When EN= '1' and there is a rising edge of PCLK). D[7:0] can be '0' (low) or '1' (high). These lines are read by a rising edge of the PCLK signal.



4.8.2. RGB Interface Timing

The timing chart of 6-bit RGB interface mode is shown as below:




Figure 4-8-2-1 Timing Chart of Signals in 6-bit RGB Interface Mode

Note 1: In 6-bit RGB interface mode, each dot of one pixel (R, G and B) is transferred in synchronization with PCLK.

Note 2: In 6-bit RGB interface mode, set the cycles of VS, HS and EN to 3 multiples of PCLK.

4.8.3 RGB Interface Mode Selection

NV3023B supplies a RGB interface with DE mode and can be selected by pull high external “RCM” pad.

When use RGB interface, writing data to frame memory is done by “PCLK” and Video Data Bus. So, controller (host) needn’t always transfer PCLK, VS, HS and DE signals to driver.

4.9. Display Data Color Coding

4.9.1. Serial Interface

Different display data formats are available for three colors depth supported by the LCM listed below.

- ◆ 4k colors, RGB 4-4-4-bits input
- ◆ 65K colors, RGB 5-6-5-bits input
- ◆ 262K colors, RGB 6-6-6-bits input

Data format and Reconstruct ways are shown as follow figures:




Figure 4-9-1-1 SPI 3-Wire 9-bit RGB4-4-4 Write Data Format




Figure 4-9-1-2 SPI 3-Wire 9-bit RGB6-6-6 Write Data Format




Figure 4-9-1-3 SPI 3-Wire 9-bit RGB5-6-5 Write Data Format




Figure 4-9-1-4 SPI 4-Wire 8-bit RGB5-6-5 Write Data Format





Figure 4-9-1-5 SPI 3-Wire Read Data Format



4.9.2. Parallel 8-bit Interface (IM="100")

Different display data formats are available for three colors depth supported by the LCM listed below.

- ◆ 4k colors, RGB 4-4-4-bits input
- ◆ 65K colors, RGB 5-6-5-bits input
- ◆ 262K colors, RGB 6-6-6-bits input




Figure 4-9-2-1 Two pixel (RGB4-4-4) in each three 8-bit write data packets




Figure 4-9-2-2 One pixel (RGB5-6-5) in each two 8-bit write data packets





Figure 4-9-2-3 One pixel (RGB6-6-6) in each three 8-bit write data packets

5. Display Data with SRAM

5.1. SRAM Organization

The display data SRAM stores display dots and consists of 384,912 bits (132x18x162 bits). There is no restriction on access to the RAM even when the display data on the same address is loaded to “Source”. There will be no abnormal visible effect on the display when there is a simultaneous Panel Read and Interface Read or Write to the same location of the Frame Memory.



5.2. Memory To Display Mapping

Display data are written in different direction according to different MX/MY settings, and scan read from SRAM also controlled by ML configuration. The detail as below figure shows:

Gate	Source Out	RA MY=0(MY=1)	S1 S2 S3	S4 S5 S6	RGB Order	S391 S392 S393	S394 S395 S396	SA ML=0 ML=1
1	1 132	R1 G1 B1	R2 G2 B2	---	R131 G131 B131	R132 G132 B132	1 132	
2	2 131							2 131
3	3 130							3 130
4	4 129							4 129
5	5 128							5 128
6	6 127							6 127
7	7 126							7 126
8	8 125							8 125
9	9 124							9 124
10	10 123							10 123
11	11 122							11 122
12	12 121							12 121
:	:	:	:	:				:
125	125 8							125 8
126	126 7							126 7
127	127 6							127 6
128	128 5							128 5
129	129 4							129 4
130	130 3							130 3
131	131 2							131 2
132	132 1							132 1
CA	MX-0	1	2	---	131	132		
CA	MX-1	132	131	---	2	1		

Figure 5-2 Display Data Mapping in SRAM

Note:

RA: Row Address

CA: Column Address

SA: Scan Address

MX: Mirror X-axis (Column address direction parameter), configured by MADCTL command

MY: Mirror Y-axis (Row address direction parameter), configured by MADCTL command

ML: Scan direction parameter, configured by MADCTL command

RGB: Red, Blue subpixel position change, configured by MADCTL command

5.3. MCU To SRAM Access Direction
















The address counter set the addresses of the display data RAM for writing and reading. Data is written pixel-wise into the RAM matrix of DRIVER. The data for one pixel or two pixels is collected (RGB 6-6-6-bit), according to the data formats. As soon as this pixel-data information is complete the "Write access" is activated on the RAM. The locations of RAM are addressed by the address pointers. When GM=011, 132RGB x 162, the address ranges are X=0 to X=131 (83h) and Y=0 to Y=161 (A1h). Addresses outside these ranges are not allowed. Before writing to the RAM a window must be defined into which will be written. The window is programmable via the command register XS, YS designating the start address and XE, YE designating the end address.

For example the whole display contents will be written, the window is defined by the following values: XS=0(0h) YS=0(0h) and XE=131(83h), YE=161(A1h) In vertical addressing mode (MV=1), the Y-address increments after each byte, after the last Y-address (Y=YE), Y wraps around to YS and X increments to address the next column. In horizontal addressing mode (V=0), the X-address increments after each byte, after the last X-address(X=XE), X wraps around to XS and Y increments to address the next row. After the every last address (X=XE and Y=YE) the address pointers wrap around to address (X=XS and Y=YS).

For flexibility in handling a wide variety of display architectures, the commands "CASET, RASET" and "MADCTR", define flags MX and MY, which allows mirroring of the X-address and Y-address. All combinations of flags are allowed. Below table shows the available combinations of writing to the display RAM. When MX, MY and MV will be changed the data bust be rewritten to the display RAM. For each image orientation, the controls for the column and page counters apply as below:

Condition	Column Counter	Row Counter
When RAMWR/RAMRD command is accepted	Return to "Start"	Return to "Start Row(YS)"
	Column(XS)"	
Complete Pixel Read/Write action	Increment by 1	No change
The Column counter value is larger than "End Column(XE)"	Return to "Start Column(XS)"	Increment by 1
The Column counter value is larger than "End Column(XE)" and the Row counter value is larger than "End Row(YE)"	Return to "Start Column(XS)"	Return to "Start Row (YS)"

Table 5-3 Frame Data Write Direction According to the MADCTR parameters (MV, MX and MY)

Display Data Direction	MADCTR Parameter			Image in the Memory (MPU)	Image in the Driver (DDRAM)
	MV	MX	MY		
Normal	0	0	0		
Y-Mirror	0	0	1		
X-Mirror	0	1	0		
X-Mirror Y-Mirror	0	1	1		
X-Y Exchange	1	0	0		
X-Y Exchange Y-Mirror	1	0	1		
XY Exchange	1	1	0		
XY Exchange	1	1	1		

6. Tearing Effect

The Tearing Effect output line supplies to the MCU a Panel synchronization signal. This signal can be enabled or disabled by the Tearing Effect Line Off & On commands. The mode of the Tearing Effect Signal is defined by the Parameter of the Tearing Effect Line On command. The signal can be used by the MCU to synchronize Frame Memory Writing when displaying video images.

6.1. Tearing Effect Line Modes


Mode 1, the Tearing Effect Output signal consists of V-Sync information only:



Tvdh = The LCD display is not updated from the Frame Memory.


Tvdl = The LCD display is updated from the Frame Memory (except Invisible Line – see below).

Mode 2, the Tearing Effect Output signal consists of V-Sync and H-Sync information, There is one V-sync and 162 H-sync pulses per field:



Thdh = The LCD display is not updated from the Frame Memory.

Thdl = The LCD display is updated from the Frame Memory (except Invisible Line – see above).



Note: During Sleep In Mode, the Tearing Effect Output Pin is active Low.

6.2. Tearing Effect Line Timing

The Tearing Effect signal is described below:





Table 6-2 AC characteristics of Tearing Effect Signal Idle Mode Off/On (Frame Rate = 58.9Hz)

Symbol	Parameter	MIN	MAX	Unit	Description
t_{vdl}	Vertical Timing Low Duration	13	-	Ms	
t_{vdh}	Vertical Timing High Duration	1000	-	μ s	
t_{hdl}	Horizontal Timing Low Duration	33	-	μ s	
t_{hdh}	Horizontal Timing High Duration	25	500	μ s	

Notes:


The timings in Table 7-2 apply when MADCTL B4=0

The signal's rise and fall times (t_f , t_r) are stipulated to be equal to or less than 15ns.




The Tearing Effect Output Line is fed back to the MCU and should be used as shown below to avoid Tearing Effect:

6.2.1. Example 1 MCU Write is Faster than Panel Read




The MCU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer “catches” the MCU to Frame memory write position.


Frame refresh has a complete new image:



6.2.2. Example 2 MCU Write is slower than Panel Read



The MCU to Frame Memory write begins just after Panel Read has commenced i.e. after one horizontal sync pulse of the Tearing Effect Output Line. This allows time for the image to download behind the Panel Read pointer and finishing download during the subsequent Frame before the Read Pointer “catches” the MCU to Frame memory write position.



7. Power ON/OFF Sequence

IOVCC and VCI can be applied in any order.

VCI and IOVCC can be powered down in any order.

During power off, if LCD is in the Sleep Out mode, VCI and IOVCC must be powered down minimum 120 msec after RESX has been released.

During power off, if LCD is in the Sleep In mode, IOVCC or VCI can be powered down minimum 0 msec after RESX has been released.

CSX can be applied at any timing or can be permanently grounded. RESX has priority over CSX.

Notes:

There will be no damage to the display module if the power sequences are not met.


There will be no abnormal visible effects on the display panel during the Power On/Off Sequences.

There will be no abnormal visible effects on the display between end of Power On Sequence and before receiving Sleep Out command. Also between receiving Sleep In command and Power Off Sequence.

If RESX line is not held stable by host during Power On Sequence as defined in Sections 8.1 and 8.2, then it will be necessary to apply a Hardware Reset (RESX) after Host Power On Sequence is complete to ensure correct operation. Otherwise function is not guaranteed.

7.1. Case 1 - RESX line is held high or Unstable by Host at Power On


If RESX line is held high or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon this hardware reset.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

7.2. Case 2 - RESX line is held low by Host at Power On

If RESX line is held Low (and stable) by the host during Power On, then the RESX must be held low for minimum 10 µsec after both VCI and IOVCC have been applied.



Note: Unless otherwise specified, timings herein show cross point at 50% of signal/power level.

7.3. Uncontrolled Power Off

The uncontrolled power off means a situation when e.g. there is removed a battery without the controlled power off sequence. The display module must meet following requirements:

There cannot be any damages for the display module or the display module cannot cause any damages for the host or lines of the interface.

There cannot be any abnormal visible effects (= Display must be blank) within 1 second on the display and remains blank until “Power On Sequence” powers it up.

8. Power Level Definition

8.1. Power Levels


6 level modes are defined they are in order of Maximum Power consumption to Minimum Power Consumption:

1. Normal Mode On (full display), Idle Mode Off, Sleep Out. In this mode, the display is able to show maximum 262,144 colors.
2. Partial Mode On, Idle Mode Off, Sleep Out. In this mode part of the display is used with maximum 262,144 colors.
3. Normal Mode On (full display), Idle Mode On, Sleep Out. In this mode, the full display area is used but with 8 colors.
4. Partial Mode On, Idle Mode On, Sleep Out. In this mode, part of the display is used but with 8 colors.
5. Sleep In Mode. In this mode, the DC/DC converter, internal oscillator and panel driver circuit are stopped. Only the MCU interface and memory works with IOVCC power supply. Contents of the memory are safe.
6. Power Off Mode. In this mode, both VCI and IOVCC are removed.

Note: Transition between modes 1-5 is controllable by MCU commands. Mode 6 is entered only when both Power supplies are removed. If RESX line is held high or unstable by the host during Power On, then a Hardware Reset must be applied after both VCI and IOVCC have been applied – otherwise correct functionality is not guaranteed. There is no timing restriction upon

8.2. Power Flow Chart

Normal display mode on = NORON
 Partial mode on = PTLON
 Idle mode off = IDMOFF
 Idle mode on = IDMON
 Sleep out = SLPOUT
 Sleep in = SLPIN




Note 1: There is not any abnormal visual effect when there is changing from one power mode to another power mode.

Note 2: There is not any limitation, which is not specified by Nokia, when there is changing from one power mode to another power mode.


Note 3: It is recommended that it should be enter Sleep in before power off.

9. Gamma Curve

9.1. Gamma curve according to the Gamma 1.0/1.8/2.2/2.5



9.2. Gamma Structure



10. Reset Function


10.1. State of Register After Different Reset

The registers for resolution 128(RGB) x160 are initialized are listed below:

Item	After Power On	After Hardware Reset	After
			Software Reset
Frame memory	Random	No Change	No Change
Sleep In/Out	In	In	In
Display On/Off	Off	Off	Off
Display mode(normal/partial)	Normal	Normal	Normal
Display Inversion On/Off	Off	Off	Off
Display Idle Mode On/Off	Off	Off	Off
Column:Start Address(XS)	0000h	0000h	0000h
Column:End Address(XE)	007Fh	007Fh	007Fh
Row:Start Address(YS)	0000h	0000h	0000h
Row:End Address(YE)	009Fh	009Fh	009Fh
Gamma Setting	GC0	GC0	GC0
Color Set	262K	262K	262K
Partial:Start Address(PSL)	0000h	0000h	0000h
Partial:End Address(PEL)	009Fh	009Fh	009Fh
Scroll:Vertical scrolling	Off	Off	Off
Scroll:Top Fixed Area(TFA)	0000h	0000h	0000h
Scroll:Scroll Area(VSA)	00A0h	00A0h	00A0h
Scroll:Bottom Fixed Area(BFA)	0000h	0000h	0000h
Scroll Start Address (SSA)	0000h	0000h	0000h
Tearing:On/Off	Off	Off	Off
Tearing Effect Mode*3	0(Mode1)	0(Mode1)	0(Mode1)
Memory Data Access Control (MY/MX/MV/ML/MH/RBG)	0/0/0/0/0/0	0/0/0/0/0/0	No change
Interface Pixel Color Format	6(18-Bit/Pixel)	6(18-Bit/Pixel)	No change
RDDPM	08h	08h	08h
RDDMADCTR	0	0	No change
RDDCOLMOD	6(18-Bit/Pixel)	6(18-Bit/Pixel)	No change
RDDIM	00h	00h	No change
RDDSM	00h	00h	00h
RDDSER	00h	00h	00h
ID1	33h	33h	33h
ID2	30h	30h	30h
ID3	25h	25h	25h

- Notes: 1. There will be no abnormal visible effects on the display when S/W or H/W Reset are applied.
 2. After Powered-On Reset finishes within 10μs after both VCI & IOVCC are applied.
 3. Mode 1 means Tearing Effect Output Line consists of V-Blanking Information only.

10.2. Reset Timing



Symbol	Parameter	Related Pins	MIN	TYP	MAX	Note	Unit
tRW	Valid Reset low pulse width	RESX	10	-	-	-	us
tRT	Valid Reset Complete width	RESX	-	-	5	When reset applied during Sleep in mode	ms
		RESX	-	-	120	When reset applied during Sleep out mode	ms


Note:

1> Spike due to an electrostatic discharge on RESX line does not cause system reset according to the table below.

RESX Pulse	Action
Shorten than 5us	Reset Rejected
Longer than 10us	Reset
Between 5us and 10us	Reset starts(It depends on voltage and temperature condition)

2> During the resetting period, the display will be blanked (The display is entering blanking sequence, which maximum time is 120 ms, when Reset Starts in Sleep Out –mode. The display remains the blank state in Sleep In mode) and then return to Default condition for Hardware Reset.


3> Spike Rejection also applies during a valid reset pulse as shown below:



4> It is necessary to wait 5msec after releasing RESX before sending commands. Also Sleep Out command cannot be sent for 120msec.

11. Sleep Out and Self-Diagnostic Functions of Display

Sleep Out-command (11h) is a trigger for an internal function of the display module, which indicates, if the display module is still running and meets functionality requirements. The internal function (= the display controller) is comparing, if the display module is still meeting functionality requirements (only Booster voltage level). If functionality requirement is met, there is inverted a bit, which defined in command (“0Fh”, The used bit of this command is D6). If functionality requirement is not same, this bit (D6) is not inverted. The flow chart for this internal function is following:



Note: There is needed 120msec after Sleep Out command, when there is changing from Sleep In mode to Sleep Out mode, before there is possible to check if Nokia's functionality requirements are met and a value of RDDSDR's D6 is valid. Otherwise, there is 5msec delay for D6's value, when Sleep Out command is sent in Sleep Out mode.

12. Command

12.1. System Function Command List and Description

Addr	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0x00	NOP	W								
0x01	SWRESET	W								
0x04	RDDID	R					sys_id1[7:0]			
							sys_id2[7:0]			
							sys_id3[7:0]			
0x09	RDDST	R	boost_on	my	mx	mv	ml	rgb		
					pixel_fmt[3:0]		idle_on	ptl_on	slpout	normal_on
			scroll_on	1'b0	invon	1'b0	1'b0	dispon	te_on	1'b0
			1'b0	1'b0	telom			rgb_on		
0x0A	RDDPM	R	boost_on	idle_o_n	ptl_on	slpout	normal_on	dispon		2'd0
0x0B	RDD_MAD_CTR	R	my	mx	mv	ml	sbgr			3'd0
0x0C	RDD_COLM_OD	R			vipf[3:0]		1'b0			ifpf[2:0]
0x0D	RDDIM	R	scroll_on	1'b0	invon			5'd0		
0x0E	RDDSM	R	te_on	telom				6'd0		
0x0F	RDDSDR	R			{4{self_diag}}				4'd0	
0x10	SLPIN	W								
0x11	SLPOUT	W								
0x12	PTLON	W								
0x13	NORON	W								
0x20	INVOFF	W								
0x21	INVON	W								
0x28	DISPOFF	W								
0x29	DISPON	W								
0x2A	CASET	W					col_st_set[7:0]			
							col_ed_set[7:0]			
0x2B	RASET	W					row_st_set[7:0]			
							row_ed_set[7:0]			
0x2C	RAMWR	W								
0x30	PTLAR	W					ptl_st_set[7:0]			
							ptl_ed_set[7:0]			
0x33	SCRLAR	W					tfa[7:0]			
							vsa[7:0]			
0x34	TEOFF	W								

NV3023B—132RGB ×162 dot, 262k-color TFT LCD Single-Chip Driver

Addr	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0x35	TEON	W								
0x36	MADCTR	W	my	mx	mv	ml	rgb			
0x37	VSCSAD	W					ssa[7:0]			
0x38	IDMOFF	W								
0x39	IDMON	W								
0x3A	COLMOD	W			vipf[3:0]				ifpf[2:0]	
0xDA	RDID1	R					sys_id1[7:0]			
0xDB	RDID2	R					sys_id2[7:0]			
0xDC	RDID3	R					sys_id3[7:0]			

12.1.1. NOP (00h)

00H	No Operation																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	0	0	0	0	0	0	00H												
Parameter	No Parameter																							
Description	This command is an empty command. It does not have any effect on the display module. However it can be used to terminate Frame Memory Write or Read as described in RAMWR (Memory Write) and RAMRD (Memory Read) Commands. X=Don't care.																							
Restriction	None																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>SW Reset</td> <td>N/A</td> </tr> <tr> <td>HW Reset</td> <td>N/A</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	N/A	SW Reset	N/A	HW Reset	N/A				
Status	Default Value																							
Power On Sequence	N/A																							
SW Reset	N/A																							
HW Reset	N/A																							

12.1.2. SWRESET (01h)

01H		Software Reset																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	0	0	0	0	0	1	01H												
Parameter	No Parameter																							
Description	When the Software Reset command is written, it causes software reset. It resets the commands and parameters to their S/W Reset default values. (See default tables in each command description.) Note: The Frame Memory contents are affected by this command. X=Don't care																							
Restriction	None																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>N/A</td> </tr> <tr> <td>SW Reset</td> <td>N/A</td> </tr> <tr> <td>HW Reset</td> <td>N/A</td> </tr> </tbody> </table>												Status	Default Value	Power On Sequence	N/A	SW Reset	N/A	HW Reset	N/A				
Status	Default Value																							
Power On Sequence	N/A																							
SW Reset	N/A																							
HW Reset	N/A																							

12.1.3. RDDID (04h)

04H		Read Display ID																														
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																				
Command	L	R	H	0	0	0	0	0	1	0	0	04H																				
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X																				
Parameter2	H	R	H	SYS_ID1[7:0]								33H																				
Parameter3	H	R	H	SYS_ID2[7:0]								30H																				
Parameter4	H	R	H	SYS_ID3[7:0]								25H																				
Description	This read byte returns 24-bit display identification. The 1st Parameter is dummy read. The 2st Parameter (SYS_ID1): LCD module's manufacture ID. The 3st Parameter (SYS_ID2): LCD module/driver version ID. The 4st Parameter (SYS_ID3): LCD module/driver version ID. Note: Commands RDDID1/2/3 (DAh, DBh, DCh) read data correspond to the parameters 1, 2, 3 of command 04h, respectively.																															
Restriction	None																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes							
Status	Availability																															
Normal Mode on,Idle Mode Off,Sleep Out	Yes																															
Normal Mode on,Idle Mode On,Sleep Out	Yes																															
Partial Mode on,Idle Mode Off,Sleep Out	Yes																															
Partial Mode on,Idle Mode On,Sleep Out	Yes																															
Sleep In	Yes																															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>ID1</th> <th>ID2</th> <th>ID3</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h33</td> <td>8'h30</td> <td>8'h25</td> </tr> <tr> <td>SW Reset</td> <td>8'h33</td> <td>8'h30</td> <td>8'h25</td> </tr> <tr> <td>HW Reset</td> <td>8'h33</td> <td>8'h30</td> <td>8'h25</td> </tr> </tbody> </table>													Status	Default Value			ID1	ID2	ID3	Power On Sequence	8'h33	8'h30	8'h25	SW Reset	8'h33	8'h30	8'h25	HW Reset	8'h33	8'h30	8'h25
Status	Default Value																															
	ID1	ID2	ID3																													
Power On Sequence	8'h33	8'h30	8'h25																													
SW Reset	8'h33	8'h30	8'h25																													
HW Reset	8'h33	8'h30	8'h25																													

12.1.4. RDDST (09h)

09H	Read Display Status																		
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	L	R	H	0	0	0	0	1	0	0	1	09H							
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X							
Parameter2	H	R	H	BOOST _ON	MY	MX	MV	ML	RGB	0	0	00H							
Parameter3	H	R	H	PIXEL_FMT[3:0]				IDLO_O_N	PTL_ON	SLPOUT	NORMAL _ON	61H							
Parameter4	H	R	H	SCROLL _ON	0	INVON	0	0	DISPON	TE_ON	0	00H							
Parameter5	H	R	H	0	0	TELOM	RGB_ON				00H								
Description	Bit	Description			Value														
	BOOST_ON	Booster Voltage Status			“1”=Booster on, “0”=Booster off														
	MY	Row Address Order	“1”=Decrement. (Bottom to Top), when MADCTL (36h) D7=“1”																
			“0”=Increment.(Top to Bottom),when MADCTL (36h) D7=“0”																
	MX	Column Address Order	“1”=Decrement.(Right to Left),when MADCTL(36h)D6=“1”																
			“0”=Increment.(Left to Right),when MADCTL(36h)D6=“0”																
	MV	Row/Column Exchange	“1”=Row/column exchange. when MADCTL (36h) D5=“1”																
			“0”=Normal(MV=0).when MADCTL (36h) D5=“0”																
	ML	Vertical refresh Order	“1”=Decrement.(LCD refresh Bottom to Top, when MADCTL (36h) D4=“1”																
			“0”=Increment.(LCD refresh Top to Bottom), when MADCTL(36h)D4=“0”																
	RGB	RGB/BGR Order	“1”=BGR.when MADCTL(36h)D3=“1”																
			“0”=RGB.when MADCTL(36h)D3=“0”																
	PIXEL_FMT[3:0]	Interface Color Pixel Format Definition	“0011”=12-bit/pixel																
			“0101”=16-bit/pixel																
			“0110”=18-bit/pixel																
			The other=not defined																
	IDLE_ON	Idle Mode On/Off	“1”=On, “0”=Off																
	PTL_ON	Partial Mode On/Off	“1”=On, “0”=Off																
	SLPOUT	Sleep In/Out	“1”=On, “0”=Off																
	NORMAL_ON	Display Normal Mode On/Off	“1”=Normal Display, “0”=Normal Display Off																
	SCROLL_ON	Vertical Scrolling Status	“1”=Scroll On, “0”=Scroll Off																
	INVON	Inversion Status	“1”=On, “0”=Off																

	DISPON	Display On/Off	“1”=On, “0”=Off																									
	TE_ON	Tearing effect line on/off	“1”=On, “0”=Off																									
	TELOM	Tearing effect line mode	“0”=mode1, “1”=mode2,																									
	RGB_ON	RGB interface flag	“0x1A”=RGB ON, “0x00”=RGB OFF																									
Restriction	None																											
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>				Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes												
Status	Availability																											
Normal Mode on,Idle Mode Off,Sleep Out	Yes																											
Normal Mode on,Idle Mode On,Sleep Out	Yes																											
Partial Mode on,Idle Mode Off,Sleep Out	Yes																											
Partial Mode on,Idle Mode On,Sleep Out	Yes																											
Sleep In	Yes																											
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="4">Default Value(ST31 to ST0)</th></tr> <tr> <th>ST[31-24]</th><th>ST[23-16]</th><th>ST[15-8]</th><th>ST[7-0]</th></tr> </thead> <tbody> <tr> <td>Power on Sequence</td><td>0000-0100</td><td>0110-0001</td><td>0000-0000</td><td>0000-0000</td></tr> <tr> <td>SW Reset</td><td>0xxx-xxx0</td><td>0xxx-0001</td><td>0000-0000</td><td>0000-0000</td></tr> <tr> <td>HW Reset</td><td>0000-0000</td><td>0110-0001</td><td>0000-0000</td><td>0000-0000</td></tr> </tbody> </table>				Status	Default Value(ST31 to ST0)				ST[31-24]	ST[23-16]	ST[15-8]	ST[7-0]	Power on Sequence	0000-0100	0110-0001	0000-0000	0000-0000	SW Reset	0xxx-xxx0	0xxx-0001	0000-0000	0000-0000	HW Reset	0000-0000	0110-0001	0000-0000	0000-0000
Status	Default Value(ST31 to ST0)																											
	ST[31-24]	ST[23-16]	ST[15-8]	ST[7-0]																								
Power on Sequence	0000-0100	0110-0001	0000-0000	0000-0000																								
SW Reset	0xxx-xxx0	0xxx-0001	0000-0000	0000-0000																								
HW Reset	0000-0000	0110-0001	0000-0000	0000-0000																								

12.1.5. RDDPM (0Ah)

0AH	Read Display Power Mode																																
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																					
Command	L	R	H	0	0	0	0	1	0	1	0	0AH																					
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X																					
Parameter2	H	R	H	BOOST _ON	IDLO_O N	PTL_ON	SLPOUT	NORM AL_ON	DISPO M	0	0	-																					
Description	<table border="1"> <thead> <tr> <th>Bit</th><th>Description</th><th>Value</th></tr> </thead> <tbody> <tr> <td>BOOST_ON</td><td>Booster Voltage Status</td><td>"1"=Booster On "0"=Booster Off</td></tr> <tr> <td>IDLE_ON</td><td>Idle mode On/Off</td><td>"1"=Idle mode On "0"=Idle mode Off</td></tr> <tr> <td>PTL_ON</td><td>Partial Mode On/Off</td><td>"1"=Partial Mode On "0"=Partial Mode Off</td></tr> <tr> <td>SLPOUT</td><td>Sleep In/Off</td><td>"1"=Sleep Out "0"=Sleep In</td></tr> <tr> <td>NORMAL_ON</td><td>Display Normal Mode On/Off</td><td>"1"=Normal Display "0"=Partial Display</td></tr> <tr> <td>DISPON</td><td>Display On/Off</td><td>"1"=Display On "0"=Display Off</td></tr> </tbody> </table>												Bit	Description	Value	BOOST_ON	Booster Voltage Status	"1"=Booster On "0"=Booster Off	IDLE_ON	Idle mode On/Off	"1"=Idle mode On "0"=Idle mode Off	PTL_ON	Partial Mode On/Off	"1"=Partial Mode On "0"=Partial Mode Off	SLPOUT	Sleep In/Off	"1"=Sleep Out "0"=Sleep In	NORMAL_ON	Display Normal Mode On/Off	"1"=Normal Display "0"=Partial Display	DISPON	Display On/Off	"1"=Display On "0"=Display Off
Bit	Description	Value																															
BOOST_ON	Booster Voltage Status	"1"=Booster On "0"=Booster Off																															
IDLE_ON	Idle mode On/Off	"1"=Idle mode On "0"=Idle mode Off																															
PTL_ON	Partial Mode On/Off	"1"=Partial Mode On "0"=Partial Mode Off																															
SLPOUT	Sleep In/Off	"1"=Sleep Out "0"=Sleep In																															
NORMAL_ON	Display Normal Mode On/Off	"1"=Normal Display "0"=Partial Display																															
DISPON	Display On/Off	"1"=Display On "0"=Display Off																															
Restriction	None																																
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes									
Status	Availability																																
Normal Mode on,Idle Mode Off,Sleep Out	Yes																																
Normal Mode on,Idle Mode On,Sleep Out	Yes																																
Partial Mode on,Idle Mode Off,Sleep Out	Yes																																
Partial Mode on,Idle Mode On,Sleep Out	Yes																																
Sleep In	Yes																																
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>0000_1000(08h)</td></tr> <tr> <td>SW Reset</td><td>0000_1000(08h)</td></tr> <tr> <td>HW Reset</td><td>0000_1000(08h)</td></tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	0000_1000(08h)	SW Reset	0000_1000(08h)	HW Reset	0000_1000(08h)													
Status	Default Value(D7 to D0)																																
Power On Sequence	0000_1000(08h)																																
SW Reset	0000_1000(08h)																																
HW Reset	0000_1000(08h)																																

12.1.6. RDDMADCTL (0Bh)

0BH		Read Display MADCTL																													
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	L	R	H	0	0	0	0	1	0	1	1	OBH																			
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X																			
Parameter2	H	R	H	MY	MX	MV	ML	SBGR	0	0	0	-																			
Description	<table border="1"> <thead> <tr> <th>Bit</th><th>Description</th><th>Value</th></tr> </thead> <tbody> <tr> <td>MY</td><td>Page Address Order</td><td>"1"=Decrement,"0"=Increment</td></tr> <tr> <td>MX</td><td>Column Address Order</td><td>"1"=Decrement,"0"=Increment</td></tr> <tr> <td>MV</td><td>Page/Column Order</td><td>"1"=Row/column exchange (MV=1) "0"=Normal(MV=0)</td></tr> <tr> <td>ML</td><td>Line Address Order</td><td>"1"=LCD Refresh Bottom to top "0"=LCD Refresh top to Bottom</td></tr> <tr> <td>SBGR</td><td>RGB/BGR Order</td><td>"1"=BGR, "0"=RGB</td></tr> </tbody> </table>													Bit	Description	Value	MY	Page Address Order	"1"=Decrement,"0"=Increment	MX	Column Address Order	"1"=Decrement,"0"=Increment	MV	Page/Column Order	"1"=Row/column exchange (MV=1) "0"=Normal(MV=0)	ML	Line Address Order	"1"=LCD Refresh Bottom to top "0"=LCD Refresh top to Bottom	SBGR	RGB/BGR Order	"1"=BGR, "0"=RGB
Bit	Description	Value																													
MY	Page Address Order	"1"=Decrement,"0"=Increment																													
MX	Column Address Order	"1"=Decrement,"0"=Increment																													
MV	Page/Column Order	"1"=Row/column exchange (MV=1) "0"=Normal(MV=0)																													
ML	Line Address Order	"1"=LCD Refresh Bottom to top "0"=LCD Refresh top to Bottom																													
SBGR	RGB/BGR Order	"1"=BGR, "0"=RGB																													
Restriction	None																														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes						
Status	Availability																														
Normal Mode on,Idle Mode Off,Sleep Out	Yes																														
Normal Mode on,Idle Mode On,Sleep Out	Yes																														
Partial Mode on,Idle Mode Off,Sleep Out	Yes																														
Partial Mode on,Idle Mode On,Sleep Out	Yes																														
Sleep In	Yes																														
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h08</td></tr> <tr> <td>SW Reset</td><td>8'h08</td></tr> <tr> <td>HW Reset</td><td>8'h08</td></tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h08	SW Reset	8'h08	HW Reset	8'h08										
Status	Default Value(D7 to D0)																														
Power On Sequence	8'h08																														
SW Reset	8'h08																														
HW Reset	8'h08																														

12.1.7. RDDCOLMOD (0Ch)

0CH	Read Display Pixel Format																								
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	R	H	0	0	0	0	1	1	0	0	0CH													
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X													
Parameter2	H	R	H	VIPF [3:0]				0	IFPF [2:0]			-													
Description	The 1st Parameter is dummy read.																								
	Bit		Description			Value																			
	D7	VIPF3	RGB Interface Color Format			0101=16 bit/pixel(1 time data transfer) 0110=18 bit/pixel(1 time data transfer) 1110=18 bit/pixel(3 times data transfer) The other=not defined																			
	D6	VIPF2																							
	D5	VIPF1																							
	D4	VIPFO																							
	D3	D3	Control Interface Color Format			“011”=12 bit/pixel “101”=16 bit/pixel “110”=18 bit/pixel The other=not defined																			
	D2	IFPF2																							
	D1	IFPF1																							
	D0	IFPF0																							
Restriction	None																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>0110_0110(18bit/pixel)</td> </tr> <tr> <td>SW Reset</td> <td>No Change</td> </tr> <tr> <td>HW Reset</td> <td>0110_0110(18bit/pixel)</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	0110_0110(18bit/pixel)	SW Reset	No Change	HW Reset	0110_0110(18bit/pixel)						
Status	Default Value(D7 to D0)																								
Power On Sequence	0110_0110(18bit/pixel)																								
SW Reset	No Change																								
HW Reset	0110_0110(18bit/pixel)																								

12.1.8. RDDIM (0Dh)

0DH	Read Display Image Mode																	
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX						
Command	L	R	H	0	0	0	0	1	1	0	1	0DH						
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X						
Parameter2	H	R	H	SCROLL_ON	0	INVON	0	0	0	0	0	-						
Description	The 1st Parameter is dummy read.																	
	Bit	Description				Value												
	D7	Scrolling On/Off				“1”=Scrolling is On “0”=Scrolling is Off												
Restriction	None																	
	Status						Availability											
Register Availability	Normal Mode on,Idle Mode Off,Sleep Out						Yes											
	Normal Mode on,Idle Mode On,Sleep Out						Yes											
	Partial Mode on,Idle Mode Off,Sleep Out						Yes											
	Partial Mode on,Idle Mode On,Sleep Out						Yes											
	Sleep In						Yes											
Default	Status				Default Value(D7 to D0)													
	Power On Sequence				8'h00													
	SW Reset				8'h00													
	HW Reset				8'h00													

12.1.9. RDDSM (0Eh)

OEH	Read Display Signal Mode																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	R	H	0	0	0	0	1	1	1	0	0EH												
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X												
Parameter2	H	R	H	TE_ON	TALOM	0	0	0	0	0	0	-												
Description	The 1st Parameter is dummy read.																							
	<table border="1"> <thead> <tr> <th>Bit</th><th>Description</th><th>Value</th></tr> </thead> <tbody> <tr> <td>D7</td><td>Tearing Effect Line On/Off</td><td>"0"=Off, "1"= On</td></tr> <tr> <td>D6</td><td>Tearing Effect Line Mode</td><td>"0"=Mode1,"1"= Mode2</td></tr> </tbody> </table>												Bit	Description	Value	D7	Tearing Effect Line On/Off	"0"=Off, "1"= On	D6	Tearing Effect Line Mode	"0"=Mode1,"1"= Mode2			
Bit	Description	Value																						
D7	Tearing Effect Line On/Off	"0"=Off, "1"= On																						
D6	Tearing Effect Line Mode	"0"=Mode1,"1"= Mode2																						
Restriction	None																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h00</td></tr> <tr> <td>SW Reset</td><td>8'h00</td></tr> <tr> <td>HW Reset</td><td>8'h00</td></tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value(D7 to D0)																							
Power On Sequence	8'h00																							
SW Reset	8'h00																							
HW Reset	8'h00																							

12.1.10. RDDSDR (0Fh)

OFH	Read Display Self-Diagnostic Result																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	R	H	0	0	0	0	1	1	1	1	0FH												
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X												
Parameter2	H	R	H	SELF_DIAG[3:0]				0	0	0	0	-												
Description	The 1st Parameter is dummy read. If internal function work correctly, send this command will get an inverted result every time.																							
Restriction	None																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>SLPIN</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	SLPIN	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value(D7 to D0)																							
Power On Sequence	SLPIN																							
SW Reset	8'h00																							
HW Reset	8'h00																							

12.1.11. SLPIN (10h)

10H		Sleep In																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	0	1	0	0	0	0	10H												
Parameter	No Parameter																							
Description	This command causes the LCD module to enter the minimum power consumption mode. In this mode e.g. the DC/DC converter is stopped, Internal oscillator is stopped, and panel scanning is stopped. MCU interface and memory are still working and the memory keeps its contents.																							
Restriction	This command has no effect when module is already in sleep in mode. Sleep In Mode can only be left by the Sleep Out Command (11h). It will be necessary to wait 5msec before sending next command; this is to allow time for the supply voltages and clock circuits to stabilize. It will be necessary to wait 120msec after sending Sleep Out command (when in Sleep In Mode) before Sleep In command can be sent.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>SLPIN</td> </tr> <tr> <td>SW Reset</td> <td>SLPIN</td> </tr> <tr> <td>HW Reset</td> <td>SLPIN</td> </tr> </tbody> </table>											Status	Default Value(D7 to D0)	Power On Sequence	SLPIN	SW Reset	SLPIN	HW Reset	SLPIN					
Status	Default Value(D7 to D0)																							
Power On Sequence	SLPIN																							
SW Reset	SLPIN																							
HW Reset	SLPIN																							

12.1.12. SLPOUT(11h)

11H		Sleep Out																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	0	1	0	0	0	1	11H												
Parameter	No Parameter																							
Description	This command turns off sleep mode. In this mode e.g. the DC/DC converter is enabled. Internal oscillator is started, and panel scanning is started.																							
Restriction	This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by the Sleep in Command (10h). It will be necessary to wait 5msec before sending next command; this is to allow time for the clock circuits to stabilize. The display module loads all display supplier's factory default values to the registers during this 120msec and there cannot be any abnormal visual effect on the display image if factory default and register values are same when this load is done and when the display module is already Sleep Out-mode. The display module is doing self-diagnostic function during this 5msec. It will be necessary to wait 120msec after sending Sleep In command (when in Sleep Out mode) before Sleep Out command can be sent. This command has no effect when module is already in sleep out mode. Sleep Out Mode can only be left by HW Reset, Software Reset (01h), Sleep In (10h), or a NMI event trigger.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>SLPIN</td> </tr> <tr> <td>SW Reset</td> <td>SLPIN</td> </tr> <tr> <td>HW Reset</td> <td>SLPIN</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	SLPIN	SW Reset	SLPIN	HW Reset	SLPIN				
Status	Default Value(D7 to D0)																							
Power On Sequence	SLPIN																							
SW Reset	SLPIN																							
HW Reset	SLPIN																							


12.1.13. PTLON (12h)

12H		Partial Display Mode On																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	0	1	0	0	1	0	12H												
Parameter	No Parameter																							
Description	This command turns on partial mode. The partial mode is described by the Partial Area command (30h). To leave Partial mode, the Normal Display On command (13h) should be written. X=Don't care Note: If a command is written in a frame cycle, the command becomes effective from the next frame.																							
Restriction	This command has no effect during Partial mode is active.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display On</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display On</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display On</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Normal Display On	SW Reset	Normal Display On	HW Reset	Normal Display On				
Status	Default Value(D7 to D0)																							
Power On Sequence	Normal Display On																							
SW Reset	Normal Display On																							
HW Reset	Normal Display On																							


12.1.14. NORON (13h)

13H	Normal Display Mode On																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	0	1	0	0	1	1	13H												
Parameter	No Parameter																							
Description	This command returns the display to normal mode. Normal display mode on means Partial mode off and Scroll mode off. Exit from NORON by the Partial mode On command (12h) X=Don't care Note: If a command is written in a frame cycle, the command becomes effective from the next frame.																							
Restriction	This command has no effect when Normal Display mode is active.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display On</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display On</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display On</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Normal Display On	SW Reset	Normal Display On	HW Reset	Normal Display On				
Status	Default Value(D7 to D0)																							
Power On Sequence	Normal Display On																							
SW Reset	Normal Display On																							
HW Reset	Normal Display On																							

12.1.15. INVOFF (20h)

20H		Display Inversion Off																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	1	0	0	0	0	0	0	20H											
Parameter	No Parameter																							
Description	<p>This command is used to recover from display inversion mode. This command makes no change of contents of frame memory. This command does not change any other status.</p> 																							
Restriction	This command has no effect when module is already in inversion off mode.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display On</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display On</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display On</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Normal Display On	SW Reset	Normal Display On	HW Reset	Normal Display On				
Status	Default Value(D7 to D0)																							
Power On Sequence	Normal Display On																							
SW Reset	Normal Display On																							
HW Reset	Normal Display On																							

12.1.16. INVON (21h)

21H	Display Inversion On																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	1	0	0	0	0	1	21H												
Parameter	No Parameter																							
Description	<p>This command is used to enter into display inversion mode. This command makes no change of contents of frame memory. Every bit is inverted from the frame memory to the display. This command does not change any other status. To exit from Display Inversion On, the Display Inversion Off command (20h) should be written.</p> 																							
Restriction	This command has no effect when module is already in inversion on mode.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Normal Display On</td> </tr> <tr> <td>SW Reset</td> <td>Normal Display On</td> </tr> <tr> <td>HW Reset</td> <td>Normal Display On</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Normal Display On	SW Reset	Normal Display On	HW Reset	Normal Display On				
Status	Default Value(D7 to D0)																							
Power On Sequence	Normal Display On																							
SW Reset	Normal Display On																							
HW Reset	Normal Display On																							


12.1.17. DISPOFF (28h)

28H		Display Off																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	1	0	1	0	0	0	28H												
Parameter	No Parameter																							
Description	<p>This command is used to enter into DISPLAY OFF mode. In this mode, the output from Frame Memory is disabled and blank page inserted.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p> <p>There will be no abnormal visible effect on the display.</p> <p>Exit from this command by Display On (29h).</p>																							
Restriction	This command has no effect when module is already in display off mode.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display Off</td> </tr> <tr> <td>SW Reset</td> <td>Display Off</td> </tr> <tr> <td>HW Reset</td> <td>Display Off</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Display Off	SW Reset	Display Off	HW Reset	Display Off				
Status	Default Value(D7 to D0)																							
Power On Sequence	Display Off																							
SW Reset	Display Off																							
HW Reset	Display Off																							

12.1.18 DISPON (29h)


29H	Display On																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	1	0	1	0	0	1	29H												
Parameter	No Parameter																							
Description	<p>This command is used to recover from DISPLAY OFF mode. Output from the Frame Memory is enabled.</p> <p>This command makes no change of contents of frame memory.</p> <p>This command does not change any other status.</p>																							
Restriction	This command has no effect when module is already in display on mode.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Display On</td> </tr> <tr> <td>SW Reset</td> <td>Display On</td> </tr> <tr> <td>HW Reset</td> <td>Display On</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Display On	SW Reset	Display On	HW Reset	Display On				
Status	Default Value(D7 to D0)																							
Power On Sequence	Display On																							
SW Reset	Display On																							
HW Reset	Display On																							

12.1.19 CASET (2Ah)

2AH		Column Address Set																				
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX										
Command	L	H	R	0	0	1	0	1	0	1	0	2AH										
Parameter1	H	H	R	COL_ST_SET[15:8]									00H									
Parameter2	H	H	R	COL_ST_SET[7:0]									00H									
Parameter3	H	H	R	COL_ED_SET[15:8]									00H									
Parameter4	H	H	R	COL_ED_SET[7:0]									83H									
Description	<p>This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The value of COL_ST_SET[7:0] and COL_ED_SET[7:0] are referred when RAMWR command comes. Each value represents one column line in the Frame Memory.</p> 																					
Restriction	<p>XS[7:0] always must be equal to or less than XE[7:0]. When XS[7:0] or XE[7:0] is greater than maximum row address like below, data of out of range will be ignored.</p> <p>1. 132x132 memory base(GM='101') (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 131(0083H)):MV="0" (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 131(0083H)):MV="1"</p> <p>2. 130x130 memory base(GM='100') (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 129(0081H)):MV="0" (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 129(0081H)):MV="1"</p> <p>3. 128x160 memory base(GM='011') (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 127(007FH)):MV="0" (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 159(009FH)):MV="1"</p> <p>4. 120x160 memory base(GM='010') (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 119(0077H)):MV="0" (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 159(009FH)):MV="1"</p> <p>5. 128x128 memory base(GM='001') (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 127(007FH)):MV="0" (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 127(007FH)):MV="1"</p> <p>6. 132x162 memory base(GM='000') (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 131(0083H)):MV="0" (Parameter range:0 ≤ XS[7:0] ≤ XE[7:0] ≤ 127(00A1H)):MV="1"</p>																					
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	
Status	Availability																					
Normal Mode on,Idle Mode Off,Sleep Out	Yes																					
Normal Mode on,Idle Mode On,Sleep Out	Yes																					
Partial Mode on,Idle Mode Off,Sleep Out	Yes																					

		Partial Mode on,Idle Mode On,Sleep Out		Yes
		Sleep In		Yes
Default				
Status	Default Value			
(132x132 GM="101")	XS[7:0]	XE[7:0]	EX[7:0](MV=1)	
Power On Sequence	0000h	0083h(131)		
S/W Reset	0000h	0083h(131)	0083h(131)	
H/W Reset	0000h	0083h(131)		
Status	Default Value			
(130x130 GM="100")	XS[7:0]	XE[7:0]	EX[7:0](MV=1)	
Power On Sequence	0000h	0081h(129)		
S/W Reset	0000h	0081h(129)	0081h(129)	
H/W Reset	0000h	0081h(129)		
Status	Default Value			
(128x160 GM="011")	XS[7:0]	XE[7:0]	EX[7:0](MV=1)	
Power On Sequence	0000h	007Fh(127)		
S/W Reset	0000h	007Fh(127)	009Fh(159)	
H/W Reset	0000h	007Fh(127)		
Status	Default Value			
(120x160 GM="010")	XS[7:0]	XE[7:0]	EX[7:0](MV=1)	
Power On Sequence	0000h	0077h(119)		
S/W Reset	0000h	007Fh(119)	009Fh(159)	
H/W Reset	0000h	0077h(119)		
Status	Default Value			
(128x128 GM="001")	XS[7:0]	XE[7:0]	EX[7:0](MV=1)	
Power On Sequence	0000h	007Fh(127)		
S/W Reset	0000h	007Fh(127)	009Fh(127)	
H/W Reset	0000h	0077h(119)		
Status	Default Value			
(132x162 GM="000")	XS[7:0]	XE[7:0]	EX[7:0](MV=1)	
Power On Sequence	0000h	0083h(131)		
S/W Reset	0000h	0083h(131)	00A1h(161)	
HW Reset	0000h	0083H(131)		

12.1.20 RASET (2Bh)



2BH		Row Address Set																	
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX							
Command	L	H	R	0	0	1	0	1	0	1	1	2BH							
Parameter1	H	H	R	ROW_ST_SET[15:8]									00H						
Parameter2	H	H	R	ROW_ST_SET[7:0]									00H						
Parameter3	H	H	R	ROW_ED_SET[15:8]									00H						
Parameter4	H	H	R	ROW_ED_SET[7:0]									A1H						
Description	<p>This command is used to define area of frame memory where MCU can access. This command makes no change on the other driver status. The value of ROW_ST_SET[7:0] and ROW_ED_SET[7:0] are referred when RAMWR command comes. Each value represents one Page line in the Frame Memory.</p> 																		
Restriction	<p>YS[7:0] always must be equal to or less than EP[7:0]. When YS[7:0] or YE[7:0] is greater than maximum row address like below,data of out of range will be ignored.</p> <p>132x132 memory base(GM='101') (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 131(0083H)):MV="0" (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 131(0083H)):MV="1"</p> <p>130x130 memory base(GM='100') (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 129(0081H)):MV="0" (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 129(0081H)):MV="1"</p> <p>128x160 memory base(GM='011') (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 159(009FH)):MV="0" (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 127(009FH)):MV="1"</p> <p>120x160 memory base(GM='010') (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 159(009FH)):MV="0" (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 119(007FH)):MV="1"</p> <p>128x128 memory base(GM='001') (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 127(007FH)):MV="0" (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 127(007FH)):MV="1"</p> <p>132x162 memory base(GM='000') (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 161(00A1H)):MV="0" (Parameter range:0 ≤ YS[7:0] ≤ YE[7:0] ≤ 131(0083H)):MV="1"</p>																		
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes
Status	Availability																		
Normal Mode on,Idle Mode Off,Sleep Out	Yes																		
Normal Mode on,Idle Mode On,Sleep Out	Yes																		

		Partial Mode on,Idle Mode Off,Sleep Out	Yes	
		Partial Mode on,Idle Mode On,Sleep Out	Yes	
		Sleep In	Yes	
Status		Default Value		
(132x132 GM="101")		YS[7:0]	YE[7:0]	YX[7:0](MV=1)
Power On Sequence		0000h	83h(131)	
S/W Reset		0000h	83h(131)	83h(131)
H/W Reset		0000h	83h(131)	
Status		Default Value		
(130x130 GM="100")		YS[7:0]	YE[7:0]	YX[7:0](MV=1)
Power On Sequence		0000h	81h(129)	
S/W Reset		0000h	81h(129)	81h(129)
H/W Reset		0000h	81h(129)	
Status		Default Value		
(128x160 GM="011")		YS[7:0]	YE[7:0]	YX[7:0](MV=1)
Power On Sequence		00h	9Fh(159)	
S/W Reset		00h	9Fh(159)	7Fh(127)
H/W Reset		00h	9Fh(159)	
Status		Default Value		
(120x160 GM="010")		YS[7:0]	YE[7:0]	YX[7:0](MV=1)
Power On Sequence		00h	9Fh(159)	
S/W Reset		00h	9Fh(159)	77h(119)
H/W Reset		00h	9Fh(159)	
Status		Default Value		
(128x128 GM="001")		YS[7:0]	YE[7:0]	YX[7:0](MV=1)
Power On Sequence		00h	7Fh(127)	
S/W Reset		00h	7Fh(127)	7Fh(127)
H/W Reset		00h	7Fh(127)	
Status		Default Value		
(132x162 GM="000")		YS[7:0]	YE[7:0]	YX[7:0](MV=1)
Power On Sequence		00h	A1h(161)	
S/W Reset		00h	A1h(161)	83h(131)
HW Reset		00h	A1h(161)	

12.1.21 RAMWR (2Ch)


2CH		Memory Write																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	1	0	1	1	0	0	2CH												
1st Parameter	H	H	R	No Parameter								-												
Description	This command is used to transfer data from MCU to frame memory. This command makes no change to the other driver status. When this command is accepted, the column register and the page register are reset to the Start Column/Start Page positions. The Start Column /Start Page positions are different in accordance with MADCTL setting. Then D[7:0] is stored in frame memory and the column register and the row register incremented. Sending any other command can stop frame Write.																							
Restriction	In all color modes, there is no restriction on length of parameters. 1. 132x132 memory base (GM="101") 132x132x18-bit memory can be written by this command. Memory range(0000h,0000h)->(0083h,083h) 2. 130x130 memory base (GM="100") 130x130x18-bit memory can be written by this command. Memory range(0000h,0000h)->(0081h,081h) 3. 128x160 memory base (GM="011") 128x160x18-bit memory can be written by this command. Memory range(0000h,0000h)->(007Fh,09Fh) 4. 120x160 memory base (GM="010") 120x160x18-bit memory can be written by this command. Memory range(0000h,0000h)->(0077h,09Fh) 5. 128x128 memory base (GM="001") 128x128x18-bit memory can be written by this command. Memory range(0000h,0000h)->(007Fh,007Fh) 6. 132x162 memory base (GM="000") 132x162x18-bit memory can be written by this command. Memory range(0000h,0000h)->(0083h,00A1h)																							
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #f2e1ce;">Status</th> <th style="background-color: #f2e1ce;">Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr> <th style="background-color: #f2e1ce;">Status</th> <th style="background-color: #f2e1ce;">Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Contents of memory is set randomly</td> </tr> <tr> <td>SW Reset</td> <td>Contents of memory is not cleared</td> </tr> <tr> <td>HW Reset</td> <td>Contents of memory is not cleared</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Contents of memory is set randomly	SW Reset	Contents of memory is not cleared	HW Reset	Contents of memory is not cleared				
Status	Default Value(D7 to D0)																							
Power On Sequence	Contents of memory is set randomly																							
SW Reset	Contents of memory is not cleared																							
HW Reset	Contents of memory is not cleared																							

12.1.22 PTLAR(30h)

30H		Partial Area											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	L	H	R	0	0	1	1	0	0	0	0	30H	
Parameter1	H	H	R	PTL_ST_SET[15:8]									00H
Parameter2	H	H	R	PTL_ST_SET[7:0]									00H
Parameter3	H	H	R	PTL_ED_SET[15:8]									00H
Parameter4	H	H	R	PTL_ED_SET[7:0]									a1H
Description	<p>This command defines the partial mode's display area. There are 4 parameters associated with this command, the first defines the Start Row(PSL) and the second the End Row(PEL), as illustrated in the figure below. PSL and PEL refer to the Frame Memory Line Pointer.</p> <p>If End Row>Start Row when MADCTL ML=0:</p>  <p>If End Row>Start Row when MADCTL ML=1:</p>  <p>If End Row<Start Row when MADCTL ML=0:</p>												

	<p>If End Row < Start Row when MADCTL ML=1:</p> <p>If End Row=Start Row then the Partial Area will be one row deep.</p>																																															
Restriction	No Restriction																																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes																																			
Status	Availability																																															
Normal Mode on,Idle Mode Off,Sleep Out	Yes																																															
Normal Mode on,Idle Mode On,Sleep Out	Yes																																															
Partial Mode on,Idle Mode Off,Sleep Out	Yes																																															
Partial Mode on,Idle Mode On,Sleep Out	Yes																																															
Sleep In	Yes																																															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th><th colspan="7">Default Value</th></tr> <tr> <th>PSL[7:0]</th><th colspan="6">PEL[7:0]</th></tr> </thead> <tbody> <tr> <td>GM</td><td>"xxx"</td><td>"101"</td><td>"100"</td><td>"011"</td><td>"010"</td><td>"001"</td><td>"000"</td></tr> <tr> <td>Power On Sequence</td><td>8'h00</td><td>8'h83</td><td>8'h81</td><td>8'h9F</td><td>8'h9F</td><td>8'h7F</td><td>8'hA1</td></tr> <tr> <td>SW Reset</td><td>8'h00</td><td>8'h83</td><td>8'h81</td><td>8'h9F</td><td>8'h9F</td><td>8'h7F</td><td>8'hA1</td></tr> <tr> <td>HW Reset</td><td>8'h00</td><td>8'h83</td><td>8'h81</td><td>8'h9F</td><td>8'h9F</td><td>8'h7F</td><td>8'hA1</td></tr> </tbody> </table>	Status	Default Value							PSL[7:0]	PEL[7:0]						GM	"xxx"	"101"	"100"	"011"	"010"	"001"	"000"	Power On Sequence	8'h00	8'h83	8'h81	8'h9F	8'h9F	8'h7F	8'hA1	SW Reset	8'h00	8'h83	8'h81	8'h9F	8'h9F	8'h7F	8'hA1	HW Reset	8'h00	8'h83	8'h81	8'h9F	8'h9F	8'h7F	8'hA1
Status	Default Value																																															
	PSL[7:0]	PEL[7:0]																																														
GM	"xxx"	"101"	"100"	"011"	"010"	"001"	"000"																																									
Power On Sequence	8'h00	8'h83	8'h81	8'h9F	8'h9F	8'h7F	8'hA1																																									
SW Reset	8'h00	8'h83	8'h81	8'h9F	8'h9F	8'h7F	8'hA1																																									
HW Reset	8'h00	8'h83	8'h81	8'h9F	8'h9F	8'h7F	8'hA1																																									

12.1.23 SCRLAR (33h)



33H		Scroll Area											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX	
Command	L	H	R	0	0	1	1	0	0	1	1	33H	
Parameter1	H	H	R	TFA[15:8]									00H
Parameter2	H	H	R	TFA[7:0]									00H
Parameter3	H	H	R	VSA[15:8]									00H
Parameter4	H	H	R	VSA[7:0]									00H
Description	<p>This command defines the Vertical Scrolling Area of the display. When MADCTL ML=0 The 1st &2nd parameter TFA[7:0]describes the Top Fixed Area (in No.of lines from TOP of the Frame Memory and Display). The 3rd &4th parameter VSA[7:0]describes the height of the Vertical Scrolling Area(in No.of lines of the Frame Memory[not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the bottom most line of the Top Fixed Area.</p> <p>TFA, VSA refer to the Frame Memory Line Point.</p>  <p>When MADCTL ML=1 The 1st &2nd parameter TFA[7:0] describes the Top Fixed Area (in No.of lines from Bottom of the Frame Memory and Display). The 3rd &4th parameter VSA[7:0] describes the height of the Vertical Sxrolling Area (in No.of lines of the Frame Memory [not the display] from the Vertical Scrolling Start Address). The first line read from Frame Memory appears immediately after the top most line of the Top Fixed Area.</p>												

Restriction	<p>The condition is $(TFA+VSA+BFA)=128$ in 128RGBx128(GM="001") The condition is $(TFA+VSA+BFA)=130$ in 130RGBx130(GM="100") The condition is $(TFA+VSA+BFA)=132$ in 132RGBx132(GM="101") The condition is $(TFA+VSA+BFA)=160$ in 128RGBx160(GM="011") or 120 RGB x 160 (GM="010") The condition is $(TFA+VSA+BFA)=162$ in 132RGBx162(GM="000") Otherwise Scrolling mode is undefined. In Vertical Scroll Mode,MADCTL parameter MV should be set to "0" this affects the Frame memory Write.</p>																																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>	Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes																																			
Status	Availability																																															
Normal Mode on,Idle Mode Off,Sleep Out	Yes																																															
Normal Mode on,Idle Mode On,Sleep Out	Yes																																															
Partial Mode on,Idle Mode Off,Sleep Out	Yes																																															
Partial Mode on,Idle Mode On,Sleep Out	Yes																																															
Sleep In	Yes																																															
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="7">Defalut Value</th> </tr> <tr> <th colspan="2">TFA[7:0]</th> <th colspan="5">VSA[7:0]</th> </tr> </thead> <tbody> <tr> <td>GM</td> <td>"xx"</td> <td>"101"</td> <td>"100"</td> <td>"011"</td> <td>"010"</td> <td>"001"</td> <td>"000"</td> </tr> <tr> <td>Power On Sequence</td> <td>8'h00</td> <td>8'h83</td> <td>8'h81</td> <td>8'hA0</td> <td>8'hA0</td> <td>8'h80</td> <td>8'hA2</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> <td>8'h83</td> <td>8'h81</td> <td>8'hA0</td> <td>8'hA0</td> <td>8'h80</td> <td>8'hA2</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> <td>8'h83</td> <td>8'h81</td> <td>8'hA0</td> <td>8'hA0</td> <td>8'h80</td> <td>8'hA2</td> </tr> </tbody> </table>	Status	Defalut Value							TFA[7:0]		VSA[7:0]					GM	"xx"	"101"	"100"	"011"	"010"	"001"	"000"	Power On Sequence	8'h00	8'h83	8'h81	8'hA0	8'hA0	8'h80	8'hA2	SW Reset	8'h00	8'h83	8'h81	8'hA0	8'hA0	8'h80	8'hA2	HW Reset	8'h00	8'h83	8'h81	8'hA0	8'hA0	8'h80	8'hA2
Status	Defalut Value																																															
	TFA[7:0]		VSA[7:0]																																													
GM	"xx"	"101"	"100"	"011"	"010"	"001"	"000"																																									
Power On Sequence	8'h00	8'h83	8'h81	8'hA0	8'hA0	8'h80	8'hA2																																									
SW Reset	8'h00	8'h83	8'h81	8'hA0	8'hA0	8'h80	8'hA2																																									
HW Reset	8'h00	8'h83	8'h81	8'hA0	8'hA0	8'h80	8'hA2																																									









12.1.24 TEOFF (34h)

34H		Tearing Effect Line Off																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	1	1	0	1	0	0	34H												
Parameter	No Parameter																							
Description	This command is used to turn OFF (Active Low) the Tearing Effect output single from the TE signal line.																							
Restriction	This command has no effect when Tearing Effect output is already OFF.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>OFF</td> </tr> <tr> <td>SW Reset</td> <td>OFF</td> </tr> <tr> <td>HW Reset</td> <td>OFF</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	OFF	SW Reset	OFF	HW Reset	OFF				
Status	Default Value(D7 to D0)																							
Power On Sequence	OFF																							
SW Reset	OFF																							
HW Reset	OFF																							

12.1.25 TEON (35h)

35H		Tearing Effect Line On																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	0	0	1	1	0	1	0	1	35H													
Parameter	H	H	R	No Parameter																					
Description	<p>This command is used to turn ON the Tearing Effect output signal from the TE signal line. This output is not affected by charging MADCTL bit ML.</p> <p>The Tearing Effect Line On has one parameter which describes the mode of the Tearing Effect Output Line. (X=Don't Care).</p> <p>When TEOM=0:</p> <p>The Tearing Effect Output line consists of V-Blanking information only:</p>  <p>When TEOM =1:</p> <p>The Tearing Effect Output line consists of both V-Blanking and H-Blanking information:</p>  <p>Note: During Sleep In Mode with Tearing Effect Line On, Tearing Effect Output pin will be active LOW.</p> <p>Display Data Format for color coding (18 bit cases), when there is used 8,9,16 or 18 data line for image data.</p>																								
Restriction	This command has no effect when Tearing Effect output is already ON.																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on, Idle Mode Off, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on, Idle Mode On, Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on, Idle Mode Off, Sleep Out	Yes	Normal Mode on, Idle Mode On, Sleep Out	Yes	Partial Mode on, Idle Mode Off, Sleep Out	Yes	Partial Mode on, Idle Mode On, Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on, Idle Mode Off, Sleep Out	Yes																								
Normal Mode on, Idle Mode On, Sleep Out	Yes																								
Partial Mode on, Idle Mode Off, Sleep Out	Yes																								
Partial Mode on, Idle Mode On, Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Tearing effect off & TEOM=0</td> </tr> <tr> <td>SW Reset</td> <td>Tearing effect off & TEOM=0</td> </tr> <tr> <td>HW Reset</td> <td>Tearing effect off & TEOM=0</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	Tearing effect off & TEOM=0	SW Reset	Tearing effect off & TEOM=0	HW Reset	Tearing effect off & TEOM=0				
Status	Default Value(D7 to D0)																								
Power On Sequence	Tearing effect off & TEOM=0																								
SW Reset	Tearing effect off & TEOM=0																								
HW Reset	Tearing effect off & TEOM=0																								

12.1.26 MADCTR (36h)

36H	Memory Data Access Control																											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																
Command	L	H	R	0	0	1	1	0	1	1	0	36H																
Parameter	H	H	R	MY	MX	MV	ML	RGB	0	0	0	00H																
	This command defines read/write scanning direction of frame memory. This command makes no change on the other driver status. Bit Assignment																											
	<table border="1"> <thead> <tr> <th>Bit</th> <th>Description</th> <th>Value</th> </tr> </thead> <tbody> <tr> <td>MY</td> <td>Row Address Order</td> <td rowspan="3">These 3 bits controls MPU to memory write/read direction.</td></tr> <tr> <td>MX</td> <td>Column Address Order</td> </tr> <tr> <td>MV</td> <td>Page/Column Selection</td> </tr> <tr> <td>ML</td> <td>Vertical Order</td> <td>LCD Vertical refresh direction control</td></tr> <tr> <td>RGB</td> <td>RGB/BGR Order</td> <td>Color selector switch control 0=RGB color filter panel 1=BGR color filter panel</td></tr> </tbody> </table>												Bit	Description	Value	MY	Row Address Order	These 3 bits controls MPU to memory write/read direction.	MX	Column Address Order	MV	Page/Column Selection	ML	Vertical Order	LCD Vertical refresh direction control	RGB	RGB/BGR Order	Color selector switch control 0=RGB color filter panel 1=BGR color filter panel
Bit	Description	Value																										
MY	Row Address Order	These 3 bits controls MPU to memory write/read direction.																										
MX	Column Address Order																											
MV	Page/Column Selection																											
ML	Vertical Order	LCD Vertical refresh direction control																										
RGB	RGB/BGR Order	Color selector switch control 0=RGB color filter panel 1=BGR color filter panel																										
Description	B 5	B 6	B 7	Image in Frame Memory																								
	0	0	0																									
	0	0	1																									
	0	1	0																									
	0	1	1																									
	B 5	B 6	B 7	Image in Frame Memory																								
	1	0	0																									
	1	0	1																									
	1	1	0																									
	1	1	1																									

Restriction													
Register Availability	<table border="1"> <thead> <tr> <th>Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>	Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability												
Normal Mode on,Idle Mode Off,Sleep Out	Yes												
Normal Mode on,Idle Mode On,Sleep Out	Yes												
Partial Mode on,Idle Mode Off,Sleep Out	Yes												
Partial Mode on,Idle Mode On,Sleep Out	Yes												
Sleep In	Yes												
Default	<table border="1"> <thead> <tr> <th>Status</th><th>Default Value</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h00</td></tr> <tr> <td>SW Reset</td><td>8'h00</td></tr> <tr> <td>HW Reset</td><td>8'h00</td></tr> </tbody> </table>	Status	Default Value	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value												
Power On Sequence	8'h00												
SW Reset	8'h00												
HW Reset	8'h00												

12.1.27 VSCSAD (37h)


37H	Vertical Scroll Start Address of RAM																			
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX								
Command	L	H	R	0	0	1	1	0	1	1	1	37H								
Parameter1	H	H	R	SSA[15:8]								00H								
Parameter2	H	H	R	SSA[7:0]								00H								
Description	<p>This command is used together with Vertical Scrolling Definition(33h).These two command describe the scrolling area and scrolling mode.</p> <p>The Vertical Scrolling Start Address command has one parameter which describes the address of the line in the Frame Memory that will be written as the first line after the last lin of the Top Fixed Area on thd display as illustrated below.</p> <p>This command Start the scrolling.</p> <p>When MADCTL ML=0 Example: GM=000,132RGBx162 When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=162 and Vertical Scrolling Pointer SSA="3".</p> <p>When MADCTL ML=1 Example:GM=000,132RGBx162 When Top Fixed Area=Bottom Fixed Area=00, Vertical Scrolling Area=162 and SSA="3".</p> <p>Note: When new Pointer position and Picture Data are sent, the result on the display will happen at the next Panel Scan to avoid tearing effect. SSA refers to the Frame Memory scan address. When new Pointer position and Picture Data, internal system works as 128x128 and maximum scan address becomes 127 internal of 161.</p>																			
Restriction																				

Register Availability	Status		Availability
	Normal Mode on,Idle Mode Off,Sleep Out	Yes	
	Normal Mode on,Idle Mode On,Sleep Out	Yes	
	Partial Mode on,Idle Mode Off,Sleep Out	Yes	
	Partial Mode on,Idle Mode On,Sleep Out	Yes	
	Sleep In	Yes	
Default	Status	Default Value	
	Power On Sequence	8'h00	
	SW Reset	8'h00	
	HW Reset	8'h00	

12.1.28 IDMOFF (38h)

38H		Idle Mode Off																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	0	1	1	1	0	0	0	38H												
Parameter	No Parameter																							
Description	This command is used to recover from Idle mode on. There will be no abnormal visible effect on the display mode change transition. In the Idle off mode 1, LCD can display maximum 4096, 65k, 262k colors. 2, Normal frame frequency is applied.																							
Restriction	This command has no effect when module is already in Idle off mode.																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode Off</td> </tr> <tr> <td>SW Reset</td> <td>Idle Mode Off</td> </tr> <tr> <td>HW Reset</td> <td>Idle Mode Off</td> </tr> </tbody> </table>											Status	Default Value(D7 to D0)	Power On Sequence	Idle Mode Off	SW Reset	Idle Mode Off	HW Reset	Idle Mode Off					
Status	Default Value(D7 to D0)																							
Power On Sequence	Idle Mode Off																							
SW Reset	Idle Mode Off																							
HW Reset	Idle Mode Off																							

12.1.29 IDMON (39h)

39H	Idle Mode On																																															
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																				
Command	L	H	R	0	0	1	1	1	0	0	1	39H																																				
Parameter	No Parameter																																															
Description	<p>This command is used to enter into Idle mode on. There will be no abnormal visible effect on the display mode change transition. In the Idle mode. Color expression is reduced. The primary and the secondary colors using MSB of each R,G and B in the Frame Memory, 8 color depth data is displayed. 8-Color mode frame frequency is applied. Exit from IDMON by Idle Mode Off (38h) command.</p>  <table border="1"> <thead> <tr> <th>Reduced Color</th> <th>R[5:0]</th> <th>G[5:0]</th> <th>B[5:0]</th> </tr> </thead> <tbody> <tr> <td>Black</td> <td>0XXXX</td> <td>0XXXX</td> <td>0XXXX</td> </tr> <tr> <td>Blue</td> <td>0XXXX</td> <td>0XXXX</td> <td>1XXXX</td> </tr> <tr> <td>Red</td> <td>1XXXX</td> <td>0XXXX</td> <td>0XXXX</td> </tr> <tr> <td>Magenta</td> <td>1XXXX</td> <td>0XXXX</td> <td>1XXXX</td> </tr> <tr> <td>Green</td> <td>0XXXX</td> <td>1XXXX</td> <td>0XXXX</td> </tr> <tr> <td>Cyan</td> <td>0XXXX</td> <td>1XXXX</td> <td>1XXXX</td> </tr> <tr> <td>Yellow</td> <td>1XXXX</td> <td>1XXXX</td> <td>0XXXX</td> </tr> <tr> <td>White</td> <td>1XXXX</td> <td>1XXXX</td> <td>1XXXX</td> </tr> </tbody> </table>												Reduced Color	R[5:0]	G[5:0]	B[5:0]	Black	0XXXX	0XXXX	0XXXX	Blue	0XXXX	0XXXX	1XXXX	Red	1XXXX	0XXXX	0XXXX	Magenta	1XXXX	0XXXX	1XXXX	Green	0XXXX	1XXXX	0XXXX	Cyan	0XXXX	1XXXX	1XXXX	Yellow	1XXXX	1XXXX	0XXXX	White	1XXXX	1XXXX	1XXXX
Reduced Color	R[5:0]	G[5:0]	B[5:0]																																													
Black	0XXXX	0XXXX	0XXXX																																													
Blue	0XXXX	0XXXX	1XXXX																																													
Red	1XXXX	0XXXX	0XXXX																																													
Magenta	1XXXX	0XXXX	1XXXX																																													
Green	0XXXX	1XXXX	0XXXX																																													
Cyan	0XXXX	1XXXX	1XXXX																																													
Yellow	1XXXX	1XXXX	0XXXX																																													
White	1XXXX	1XXXX	1XXXX																																													
Restriction	This command has no effect when module is already in idle on mode.																																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes																								
Status	Availability																																															
Normal Mode on,Idle Mode Off,Sleep Out	Yes																																															
Normal Mode on,Idle Mode On,Sleep Out	Yes																																															
Partial Mode on,Idle Mode Off,Sleep Out	Yes																																															
Partial Mode on,Idle Mode On,Sleep Out	Yes																																															
Sleep In	Yes																																															
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>Idle Mode On</td> </tr> <tr> <td>SW Reset</td> <td>Idle Mode On</td> </tr> <tr> <td>HW Reset</td> <td>Idle Mode On</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	Idle Mode On	SW Reset	Idle Mode On	HW Reset	Idle Mode On																												
Status	Default Value(D7 to D0)																																															
Power On Sequence	Idle Mode On																																															
SW Reset	Idle Mode On																																															
HW Reset	Idle Mode On																																															

12.1.30 COLMOD (3Ah)

3AH		Interface Color Mode Set																														
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																				
Command	L	H	R	0	0	1	1	1	0	1	0	3AH																				
Parameter	H	H	R	VIPF[3:0]				0	IFPF[2:0]			66H																				
This command is used to define the format of RGB picture data, which is to be transferred via the MCU interface. The formats are shown in the table:																																
Description	VIPF3	RGB Interface Color Format	"0101"=16 bit/pixel(1 time data transfer) "0110"=18 bit/pixel(1 time data transfer) "1110"=18 bit/pixel(3 times data transfer) The others=not defined																													
	VIPF2																															
	VIPF1																															
	VIPFO																															
	D3	Control Interface Color Format	"0"(Not Used)																													
	IFPF2																															
	IFPF1																															
	IFPFO		"011"=12 bit/pixel "101"=16 bit/pixel "110"=18 bit/pixel The others=not defined																													
Note: 1. In 12-bits /Pixel, 16-bits/Pixel mode, the LUT is applied to transfer data into the Frame Memory. 2. When VIPF[3:0]=1110, 6-bits data width of 3-times transfer is used to transmit 1 pixel data with the 18-bits color depth information.																																
Restriction	This command has no effect when module is already in Idle off mode.																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes							
Status	Availability																															
Normal Mode on,Idle Mode Off,Sleep Out	Yes																															
Normal Mode on,Idle Mode On,Sleep Out	Yes																															
Partial Mode on,Idle Mode Off,Sleep Out	Yes																															
Partial Mode on,Idle Mode On,Sleep Out	Yes																															
Sleep In	Yes																															
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h66</td> </tr> <tr> <td>SW Reset</td> <td>8'h66</td> </tr> <tr> <td>HW Reset</td> <td>8'h66</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h66	SW Reset	8'h66	HW Reset	8'h66											
Status	Default Value(D7 to D0)																															
Power On Sequence	8'h66																															
SW Reset	8'h66																															
HW Reset	8'h66																															

12.1.31 LVD_DETECT (44h)

3AH	LVD Detect																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	0	1	0	0	0	1	0	0	44H												
Parameter	H	H	R								lvd_sel[1:0]	02H												
Description	lvd_sel[1:0]: LVD threshold selection signal																							
	<table border="1"> <thead> <tr> <th>lvd_sel[1:0]</th> <th>LVD threshold(Unit:V)</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>1.8</td> </tr> <tr> <td>01</td> <td>2.0</td> </tr> <tr> <td>10</td> <td>2.2</td> </tr> <tr> <td>11</td> <td>2.4</td> </tr> </tbody> </table>												lvd_sel[1:0]	LVD threshold(Unit:V)	00	1.8	01	2.0	10	2.2	11	2.4		
lvd_sel[1:0]	LVD threshold(Unit:V)																							
00	1.8																							
01	2.0																							
10	2.2																							
11	2.4																							
Restriction	Should set “FF=A5” before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h02</td> </tr> <tr> <td>SW Reset</td> <td>8'h02</td> </tr> <tr> <td>HW Reset</td> <td>8'h02</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h02	SW Reset	8'h02	HW Reset	8'h02				
Status	Default Value(D7 to D0)																							
Power On Sequence	8'h02																							
SW Reset	8'h02																							
HW Reset	8'h02																							

12.1.32 RDID1 (DAh)

DAH	Read ID1 Value																																																																																										
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																															
Command	L	H	R	1	1	0	1	1	0	1	0	DAH																																																																															
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X																																																																															
Parameter2	H	R	H	SYS_ID1[7:0]								33H																																																																															
Description	The 1st Parameter is dummy read. This read byte return 8-bit LCD module's ID. The parameter(SYS_ID7- SYS_ID0): LCD module manufacturer ID																																																																																										
Restriction	Should set "FF=A5" before configure this registers																																																																																										
Register Availability	<table border="1"> <thead> <tr> <th colspan="6">Status</th><th colspan="7">Availability</th></tr> </thead> <tbody> <tr> <td colspan="6">Normal Mode on,Idle Mode Off,Sleep Out</td><td colspan="7">Yes</td></tr> <tr> <td colspan="6">Normal Mode on,Idle Mode On,Sleep Out</td><td colspan="7">Yes</td></tr> <tr> <td colspan="6">Partial Mode on,Idle Mode Off,Sleep Out</td><td colspan="7">Yes</td></tr> <tr> <td colspan="6">Partial Mode on,Idle Mode On,Sleep Out</td><td colspan="7">Yes</td></tr> <tr> <td colspan="6">Sleep In</td><td colspan="7" rowspan="6">Yes</td></tr> </tbody> </table>													Status						Availability							Normal Mode on,Idle Mode Off,Sleep Out						Yes							Normal Mode on,Idle Mode On,Sleep Out						Yes							Partial Mode on,Idle Mode Off,Sleep Out						Yes							Partial Mode on,Idle Mode On,Sleep Out						Yes							Sleep In						Yes						
Status						Availability																																																																																					
Normal Mode on,Idle Mode Off,Sleep Out						Yes																																																																																					
Normal Mode on,Idle Mode On,Sleep Out						Yes																																																																																					
Partial Mode on,Idle Mode Off,Sleep Out						Yes																																																																																					
Partial Mode on,Idle Mode On,Sleep Out						Yes																																																																																					
Sleep In						Yes																																																																																					
Default	<table border="1"> <thead> <tr> <th colspan="3">Status</th><th colspan="10">Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td colspan="3">Power On Sequence</td><td colspan="10">8'h33</td></tr> <tr> <td colspan="3">SW Reset</td><td colspan="10">8'h33</td></tr> <tr> <td colspan="3">HW Reset</td><td colspan="10">8'h33</td></tr> </tbody> </table>													Status			Default Value(D7 to D0)										Power On Sequence			8'h33										SW Reset			8'h33										HW Reset			8'h33																																			
Status			Default Value(D7 to D0)																																																																																								
Power On Sequence			8'h33																																																																																								
SW Reset			8'h33																																																																																								
HW Reset			8'h33																																																																																								

12.1.33 RDID2 (DBh)

DBH	Read ID2 Value																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	1	1	0	1	1	0	1	1	DBH												
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X												
Parameter2	H	R	H	SYS_ID2[7:0]								30H												
Description	The 1st Parameter is dummy read. This read byte return 8-bit LCD module's ID.																							
Restriction	Should set "FF=A5" before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h30</td> </tr> <tr> <td>SW Reset</td> <td>8'h30</td> </tr> <tr> <td>HW Reset</td> <td>8'h30</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h30	SW Reset	8'h30	HW Reset	8'h30				
Status	Default Value(D7 to D0)																							
Power On Sequence	8'h30																							
SW Reset	8'h30																							
HW Reset	8'h30																							

12.1.34 RDID3 (DCh)

DCH	Read ID3 Value																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	1	1	0	1	1	1	0	0	DCH												
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X												
Parameter2	H	R	H	SYS_ID3[7:0]								25H												
Description	The 1st Parameter is dummy read. This read byte return 8-bit LCD module's ID.																							
Restriction	Should set "FF=A5" before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h25</td> </tr> <tr> <td>SW Reset</td> <td>8'h25</td> </tr> <tr> <td>HW Reset</td> <td>8'h25</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h25	SW Reset	8'h25	HW Reset	8'h25				
Status	Default Value(D7 to D0)																							
Power On Sequence	8'h25																							
SW Reset	8'h25																							
HW Reset	8'h25																							

12.2 Panel Function Command List and Description

Addr	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0
0x3D	SPI2S ET	W					spi2lin e_en		spi2line_mode[1:0]	
0x51	PWCT R 1	W				ddvdh _clp_ en			ddvdh_clamp[2:0]	
0x52	PWCT R 2	W				vgh_cl p_en			vgh_clamp[1:0]	
0x53	PWCT R 3	W				vgl_cl p_en			vgl_clamp[1:0]	
0x61	FRMC TR 1	W					hbp[7:0]			
0x62	FRMC TR 2	W					hfp[7:0]			
0x63	FRMC TR 3	W					vbp[6:0]			
0x64	FRMC TR 4	W					vfp[6:0]			
0x82	RGBC TR	W					dpi_d p	dpi_e p	dpi_h sp	dpi_vs p
0x84	GATES T	W					gate_st[7:0]			
0x85	GATE ED	W					gate_ed[7:0]			
0x87	PWCT R 4	W					vrh[4:0]			
0x88	VMCT R 1	W					vcm[5:0]			
0x89	VMCT R 2	W					vcom_vdv[5:0]			
0x93	SRCSE T	W		ndl	te_sel	src_e n_sel	cs_dly _optio n		polar_sel[1:0]	
0x94	SRCST	W				src_st[7:0]				
0x95	PCHG ST	W				pchg_st[7:0]				
0xB1	PWCT R 5	W					bth[1:0]		btl[1:0]	
0xB2	PWCT R 6	W	ddvdh_clk_sel[1:0]		vgh_clk_sel[1:0]		vgl_clk_sel[1:0]		vcl_clk_sel[1:0]	
0xC3	GATE _REV	W				src_ss				gate_ gs
0xC4	REGU _TEST	W					regu_ad[2:0]			
0xD1	RDOT P 1	R				otp_rd_dat[7:0]				
0xD3	RDDID	R				sys_id1[7:0]				
						sys_id2[7:0]				

Addr	Name	R/W	D7	D6	D5	D4	D3	D2	D1	D0		
			sys_id3[7:0]									
0xE0	OTPC TR 0	W							otp_ptm[2:0]			
0xE1	OTPC TR 1	W		vpp_src_s_el	otp_burn_en		otp_sclk	otp_wr_en	otp_rd_en	otp_pct		
0xE2	OTPC TR 2	W							otp.bl_en	otp.wl_en		
0xE3	OTPC TR 3	W	otp_paddr[7:0]									
0xE5	OTPC TR 5	W	otp_wr_dat[7:0]									
0xE6	OTPC TR 6	W							otp_e_sd_en	otp_slpout_en		

12.2.1 SPI2SET (3Dh)

3DH	SPI 2 Line Set																										
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX															
Command	L	H	R	0	0	1	1	1	1	0	1	3DH															
Parameter	H	H	R	0	0	0	0	SPI2LINE_EN	0	SPI2LINE_MODE[1:0]	00H																
Description	SPI2LINE_EN: Enable SPI two data line function. "0" is OFF,"1" is ON; SPI2LINE_MODE[1:0]: Select different data combination on data lines. <table border="1"> <thead> <tr> <th>MODE[1:0]</th> <th>Pixel format</th> <th>Transmit method</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>5-6-5</td> <td>One transmit per pixel</td> </tr> <tr> <td>11</td> <td>6-6-6</td> <td>One transmit per pixel</td> </tr> <tr> <td>01</td> <td>6-6-6</td> <td>Three transmits each two pixels</td> </tr> <tr> <td>10</td> <td></td> <td></td> </tr> </tbody> </table>												MODE[1:0]	Pixel format	Transmit method	00	5-6-5	One transmit per pixel	11	6-6-6	One transmit per pixel	01	6-6-6	Three transmits each two pixels	10		
MODE[1:0]	Pixel format	Transmit method																									
00	5-6-5	One transmit per pixel																									
11	6-6-6	One transmit per pixel																									
01	6-6-6	Three transmits each two pixels																									
10																											
Restriction	Should set "FF=A5" before configure this registers																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes			
Status	Availability																										
Normal Mode on,Idle Mode Off,Sleep Out	Yes																										
Normal Mode on,Idle Mode On,Sleep Out	Yes																										
Partial Mode on,Idle Mode Off,Sleep Out	Yes																										
Partial Mode on,Idle Mode On,Sleep Out	Yes																										
Sleep In	Yes																										
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00							
Status	Default Value(D7 to D0)																										
Power On Sequence	8'h00																										
SW Reset	8'h00																										
HW Reset	8'h00																										

12.2.2 PWCTR1 (51h)

51H		Power Control 1																											
	D/CX	RDX	WRX	D7	D6	D5	D4		D3	D2	D1	D0	HEX																
Command	L	H	R	0	1	0	1		0	0	0	1	51H																
Parameter	H	H	R	0	0	0	DDVDH_CLP_EN		0	DDVDH_CLAMP[2:0]		15H																	
Description		DDVDH_CLP_EN: This command is used to define DDVDH clamp enable.																											
		<table border="1"> <thead> <tr> <th>DDVDH_CLP_EN</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Disable the clamp</td> </tr> <tr> <td>1</td> <td>Enable the clamp</td> </tr> </tbody> </table>												DDVDH_CLP_EN	Description	0	Disable the clamp	1	Enable the clamp										
DDVDH_CLP_EN	Description																												
0	Disable the clamp																												
1	Enable the clamp																												
DDVDH_CLAMP[2:0]: This command is used to define DDVDH clamp value																													
<table border="1"> <thead> <tr> <th>DDVDH_CLAMP[2:0]</th> <th>DDVDH (V)</th> </tr> </thead> <tbody> <tr> <td>000</td> <td>4.5</td> </tr> <tr> <td>001</td> <td>4.6</td> </tr> <tr> <td>010</td> <td>4.7</td> </tr> <tr> <td>011</td> <td>4.8</td> </tr> <tr> <td>100</td> <td>4.9</td> </tr> <tr> <td>101</td> <td>5</td> </tr> <tr> <td>110</td> <td>5.1</td> </tr> <tr> <td>111</td> <td>5.2</td> </tr> </tbody> </table>												DDVDH_CLAMP[2:0]	DDVDH (V)	000	4.5	001	4.6	010	4.7	011	4.8	100	4.9	101	5	110	5.1	111	5.2
DDVDH_CLAMP[2:0]	DDVDH (V)																												
000	4.5																												
001	4.6																												
010	4.7																												
011	4.8																												
100	4.9																												
101	5																												
110	5.1																												
111	5.2																												
Restriction																													
Should set “FF=A5” before configure this registers																													
Register Availability																													
<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes							
Status	Availability																												
Normal Mode on,Idle Mode Off,Sleep Out	Yes																												
Normal Mode on,Idle Mode On,Sleep Out	Yes																												
Partial Mode on,Idle Mode Off,Sleep Out	Yes																												
Partial Mode on,Idle Mode On,Sleep Out	Yes																												
Sleep In	Yes																												
											Default																		
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h15</td> </tr> <tr> <td>SW Reset</td> <td>8'h15</td> </tr> <tr> <td>HW Reset</td> <td>8'h15</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h15	SW Reset	8'h15	HW Reset	8'h15										
Status	Default Value(D7 to D0)																												
Power On Sequence	8'h15																												
SW Reset	8'h15																												
HW Reset	8'h15																												

12.2.3 PWCTR 2 (52h)

52H		Power Control 2																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	0	1	0	1	0	0	1	0	52H													
Parameter	H	H	R	0	0	0	VGH_CLP_EN	0	0	VGH_CLAMP[1:0]		13H													
		VGH_CLP_EN: This command is used to define VGH clamp enable.																							
Description			VGH_CLP_EN		Description																				
			0		Disable the clamp																				
			1		Enable the clamp																				
			VGH_CLAMP[1:0]: This command is used to define VGH clamp value.																						
			VGH_CLAMP[1:0]		VGH (unit:V)																				
			00		10																				
			01		12																				
			10		13.5																				
			11		15																				
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h13</td> </tr> <tr> <td>SW Reset</td> <td>8'h13</td> </tr> <tr> <td>HW Reset</td> <td>8'h13</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h13	SW Reset	8'h13	HW Reset	8'h13				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h13																								
SW Reset	8'h13																								
HW Reset	8'h13																								

12.2.4 PWCTR 3 (53h)

53H		Power Control 3																																								
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																														
Command	L	H	R	0	1	0	1	0	0	1	1	53H																														
Parameter	H	H	R	0	0	0	VGL_CLP_EN	0	0	VGL_CLAMP[1:0]	11H																															
Description	This command is used to set the VGL clamp voltage.																																									
	<table border="1"> <thead> <tr> <th colspan="2">VGL_CLAMP[1]</th> <th colspan="2">VGL_CLAMP[0]</th> <th colspan="2">VGL</th> </tr> </thead> <tbody> <tr> <td colspan="2">0</td> <td colspan="2">0</td> <td colspan="2">-7.5</td> </tr> <tr> <td colspan="2">0</td> <td colspan="2">1</td> <td colspan="2">-10</td> </tr> <tr> <td colspan="2">1</td> <td colspan="2">0</td> <td colspan="2">-12.5</td> </tr> <tr> <td colspan="2">1</td> <td colspan="2">1</td> <td colspan="2">-13</td> </tr> </tbody> </table>												VGL_CLAMP[1]		VGL_CLAMP[0]		VGL		0		0		-7.5		0		1		-10		1		0		-12.5		1		1		-13	
VGL_CLAMP[1]		VGL_CLAMP[0]		VGL																																						
0		0		-7.5																																						
0		1		-10																																						
1		0		-12.5																																						
1		1		-13																																						
Restriction	Should set “FF=A5” before configure this registers																																									
Register Availability	<table border="1"> <thead> <tr> <th colspan="2">Status</th> <th colspan="2">Availability</th> </tr> </thead> <tbody> <tr> <td colspan="2">Normal Mode on,Idle Mode Off,Sleep Out</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="2">Normal Mode on,Idle Mode On,Sleep Out</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="2">Partial Mode on,Idle Mode Off,Sleep Out</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="2">Partial Mode on,Idle Mode On,Sleep Out</td> <td colspan="2">Yes</td> </tr> <tr> <td colspan="2">Sleep In</td> <td colspan="2">Yes</td> </tr> </tbody> </table>													Status		Availability		Normal Mode on,Idle Mode Off,Sleep Out		Yes		Normal Mode on,Idle Mode On,Sleep Out		Yes		Partial Mode on,Idle Mode Off,Sleep Out		Yes		Partial Mode on,Idle Mode On,Sleep Out		Yes		Sleep In		Yes						
Status		Availability																																								
Normal Mode on,Idle Mode Off,Sleep Out		Yes																																								
Normal Mode on,Idle Mode On,Sleep Out		Yes																																								
Partial Mode on,Idle Mode Off,Sleep Out		Yes																																								
Partial Mode on,Idle Mode On,Sleep Out		Yes																																								
Sleep In		Yes																																								
Default	<table border="1"> <thead> <tr> <th colspan="2">Status</th> <th colspan="2">Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td colspan="2">Power On Sequence</td> <td colspan="2">8'h11</td> </tr> <tr> <td colspan="2">SW Reset</td> <td colspan="2">8'h11</td> </tr> <tr> <td colspan="2">HW Reset</td> <td colspan="2">8'h11</td> </tr> </tbody> </table>													Status		Default Value(D7 to D0)		Power On Sequence		8'h11		SW Reset		8'h11		HW Reset		8'h11														
Status		Default Value(D7 to D0)																																								
Power On Sequence		8'h11																																								
SW Reset		8'h11																																								
HW Reset		8'h11																																								

12.2.5 FRMCTR 1 (61h)

61H		Frame Rate Control 1																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	0	1	1	0	0	0	0	1	61H													
Parameter	H	H	R	HBP[7:0]									05H												
Description	Internal frame rate control register, used to enlarge horizontal scan cycle. Frame rate=fosc/4*(131+HBP+HFP)*(162+VBP+VFP) Fosc=6MHz																								
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h05</td> </tr> <tr> <td>SW Reset</td> <td>8'h05</td> </tr> <tr> <td>HW Reset</td> <td>8'h05</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h05	SW Reset	8'h05	HW Reset	8'h05				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h05																								
SW Reset	8'h05																								
HW Reset	8'h05																								

12.2.6 FRMCTR 2 (62h)

62H		Frame Rate Control 2																													
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	L	H	R	0	1	1	0	0	0	1	0	62H																			
Parameter	H	H	R	HFP[7:0]									05H																		
Description	Internal frame rate control register, used to enlarge horizontal scan cycle. Frame rate=fosc/4*(131+HBP+HFP)*(162+VBP+VFP) Fosc=6MHz																														
Restriction	Should set “FF=A5” before configure this registers																														
Register Availability	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Sleep In</td><td></td><td>Yes</td></tr> </tbody> </table>													Status		Availability	Normal Mode on,Idle Mode Off,Sleep Out		Yes	Normal Mode on,Idle Mode On,Sleep Out		Yes	Partial Mode on,Idle Mode Off,Sleep Out		Yes	Partial Mode on,Idle Mode On,Sleep Out		Yes	Sleep In		Yes
Status		Availability																													
Normal Mode on,Idle Mode Off,Sleep Out		Yes																													
Normal Mode on,Idle Mode On,Sleep Out		Yes																													
Partial Mode on,Idle Mode Off,Sleep Out		Yes																													
Partial Mode on,Idle Mode On,Sleep Out		Yes																													
Sleep In		Yes																													
Default	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td></td><td>8'h05</td></tr> <tr> <td>SW Reset</td><td></td><td>8'h05</td></tr> <tr> <td>HW Reset</td><td></td><td>8'h05</td></tr> </tbody> </table>													Status		Default Value(D7 to D0)	Power On Sequence		8'h05	SW Reset		8'h05	HW Reset		8'h05						
Status		Default Value(D7 to D0)																													
Power On Sequence		8'h05																													
SW Reset		8'h05																													
HW Reset		8'h05																													

12.2.7 FRMCTR 3 (63h)

63H		Frame Rate Control 3																													
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	L	H	R	0	1	1	0	0	0	1	1	63H																			
Parameter	H	H	R	0	VBP[6:0]																										
Description	Internal frame rate control register, used to enlarge vertical scan cycle. Frame rate=fosc/4*(131+HBP+HFP)*(162+VBP+VFP) Fosc=6MHz																														
Restriction	Should set “FF=A5” before configure this registers																														
Register Availability	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Sleep In</td><td></td><td>Yes</td></tr> </tbody> </table>													Status		Availability	Normal Mode on,Idle Mode Off,Sleep Out		Yes	Normal Mode on,Idle Mode On,Sleep Out		Yes	Partial Mode on,Idle Mode Off,Sleep Out		Yes	Partial Mode on,Idle Mode On,Sleep Out		Yes	Sleep In		Yes
Status		Availability																													
Normal Mode on,Idle Mode Off,Sleep Out		Yes																													
Normal Mode on,Idle Mode On,Sleep Out		Yes																													
Partial Mode on,Idle Mode Off,Sleep Out		Yes																													
Partial Mode on,Idle Mode On,Sleep Out		Yes																													
Sleep In		Yes																													
Default	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td></td><td>8'h08</td></tr> <tr> <td>SW Reset</td><td></td><td>8'h08</td></tr> <tr> <td>HW Reset</td><td></td><td>8'h08</td></tr> </tbody> </table>													Status		Default Value(D7 to D0)	Power On Sequence		8'h08	SW Reset		8'h08	HW Reset		8'h08						
Status		Default Value(D7 to D0)																													
Power On Sequence		8'h08																													
SW Reset		8'h08																													
HW Reset		8'h08																													

12.2.8 FRMCTR (64h)

64H		Frame Rate Control 4																													
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	L	H	R	0	1	1	0	0	1	0	0	64H																			
Parameter	H	H	R	0	VFP[6:0]								08H																		
Description	Internal frame rate control register, used to enlarge vertical scan cycle. Frame rate=fosc/4*(131+HBP+HFP)*(162+VBP+VFP) Fosc=6MHz																														
Restriction	Should set “FF=A5” before configure this registers																														
Register Availability	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td></td><td>Yes</td></tr> <tr> <td>Sleep In</td><td></td><td>Yes</td></tr> </tbody> </table>													Status		Availability	Normal Mode on,Idle Mode Off,Sleep Out		Yes	Normal Mode on,Idle Mode On,Sleep Out		Yes	Partial Mode on,Idle Mode Off,Sleep Out		Yes	Partial Mode on,Idle Mode On,Sleep Out		Yes	Sleep In		Yes
Status		Availability																													
Normal Mode on,Idle Mode Off,Sleep Out		Yes																													
Normal Mode on,Idle Mode On,Sleep Out		Yes																													
Partial Mode on,Idle Mode Off,Sleep Out		Yes																													
Partial Mode on,Idle Mode On,Sleep Out		Yes																													
Sleep In		Yes																													
Default	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td></td><td>8'h08</td></tr> <tr> <td>SW Reset</td><td></td><td>8'h08</td></tr> <tr> <td>HW Reset</td><td></td><td>8'h08</td></tr> </tbody> </table>													Status		Default Value(D7 to D0)	Power On Sequence		8'h08	SW Reset		8'h08	HW Reset		8'h08						
Status		Default Value(D7 to D0)																													
Power On Sequence		8'h08																													
SW Reset		8'h08																													
HW Reset		8'h08																													

12.2.9 RGBCTR (82h)

82H		RGB Interface Control																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	0	0	0	0	0	1	0	82H													
Parameter	H	H	R	0	0	0	0	DPI_DP	DPI_EP	DPI_HSP	DPI_VSP	00H													
Description	DPI_DP : PCLK polarity ("1"= data fetched at falling time, "0"= data fetched at rising time); DPI_EP : DE polarity ("1"= Low enable, "0"=High enable) DPI_HSP: HS polarity("1"=Low level sync clock, "0"=High level sync clock) DPI_VSP: VS polarity("1"=Low level sync clock, "0"=High level sync clock)																								
Restriction	Should set "FF=A5" before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h00																								
SW Reset	8'h00																								
HW Reset	8'h00																								

12.2.10 GATEST (84h)

84H		GATE START SETTING																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	0	0	0	0	1	0	0	84H													
Parameter	H	H	R	GATE_ST[7:0]									14H												
Description	Gate enables start position setting.																								
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h14</td> </tr> <tr> <td>SW Reset</td> <td>8'h14</td> </tr> <tr> <td>HW Reset</td> <td>8'h14</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h14	SW Reset	8'h14	HW Reset	8'h14				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h14																								
SW Reset	8'h14																								
HW Reset	8'h14																								

12.2.11 GATEED (85h)

85H		GATE END SETTING																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	0	0	0	0	1	0	1	85H													
Parameter	H	H	R	GATE_ED[7:0]									78H												
Description	Gate enables end position setting.																								
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h78</td> </tr> <tr> <td>SW Reset</td> <td>8'h78</td> </tr> <tr> <td>HW Reset</td> <td>8'h78</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h78	SW Reset	8'h78	HW Reset	8'h78				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h78																								
SW Reset	8'h78																								
HW Reset	8'h78																								

12.2.12 PWCTR 4 (87h)

87H		Power Control 4																																																													
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																			
Command	L	H	R	1	0	0	0	0	1	1	1	87H																																																			
Parameter	H	H	R	0	0	0	GVDD_ADJ[4:0]					16H																																																			
Description	GVDD_ADJ[4:0]: This command is used to define GVDD trimming value.																																																														
	<table border="1"> <thead> <tr> <th>gvdd_adj[4:0]</th> <th>GVDD</th> <th>gvdd_adj[4:0]</th> <th>GVDD</th> </tr> </thead> <tbody> <tr><td>00100</td><td>3.80</td><td>10000</td><td>4.40</td></tr> <tr><td>00101</td><td>3.85</td><td>10001</td><td>4.45</td></tr> <tr><td>00110</td><td>3.90</td><td>10010</td><td>4.50</td></tr> <tr><td>00111</td><td>3.95</td><td>10011</td><td>4.55</td></tr> <tr><td>01000</td><td>4.00</td><td>10100</td><td>4.60</td></tr> <tr><td>01001</td><td>4.05</td><td>10101</td><td>4.65</td></tr> <tr><td>01010</td><td>4.10</td><td>10110</td><td>4.70</td></tr> <tr><td>01011</td><td>4.15</td><td>10111</td><td>4.75</td></tr> <tr><td>01100</td><td>4.20</td><td>11000</td><td>4.80</td></tr> <tr><td>01101</td><td>4.25</td><td>11001</td><td>4.85</td></tr> <tr><td>01110</td><td>4.30</td><td>11010</td><td>4.90</td></tr> <tr><td>01111</td><td>4.35</td><td>11011</td><td>4.95</td></tr> </tbody> </table>												gvdd_adj[4:0]	GVDD	gvdd_adj[4:0]	GVDD	00100	3.80	10000	4.40	00101	3.85	10001	4.45	00110	3.90	10010	4.50	00111	3.95	10011	4.55	01000	4.00	10100	4.60	01001	4.05	10101	4.65	01010	4.10	10110	4.70	01011	4.15	10111	4.75	01100	4.20	11000	4.80	01101	4.25	11001	4.85	01110	4.30	11010	4.90	01111	4.35	11011
gvdd_adj[4:0]	GVDD	gvdd_adj[4:0]	GVDD																																																												
00100	3.80	10000	4.40																																																												
00101	3.85	10001	4.45																																																												
00110	3.90	10010	4.50																																																												
00111	3.95	10011	4.55																																																												
01000	4.00	10100	4.60																																																												
01001	4.05	10101	4.65																																																												
01010	4.10	10110	4.70																																																												
01011	4.15	10111	4.75																																																												
01100	4.20	11000	4.80																																																												
01101	4.25	11001	4.85																																																												
01110	4.30	11010	4.90																																																												
01111	4.35	11011	4.95																																																												
Restriction																																																															
Should set “FF=A5” before configure this registers																																																															
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr><td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr><td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr><td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr><td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes																																							
Status	Availability																																																														
Normal Mode on,Idle Mode Off,Sleep Out	Yes																																																														
Normal Mode on,Idle Mode On,Sleep Out	Yes																																																														
Partial Mode on,Idle Mode Off,Sleep Out	Yes																																																														
Partial Mode on,Idle Mode On,Sleep Out	Yes																																																														
Sleep In	Yes																																																														
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr><td>Power On Sequence</td><td>8'h16</td></tr> <tr><td>SW Reset</td><td>8'h16</td></tr> <tr><td>HW Reset</td><td>8'h16</td></tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h16	SW Reset	8'h16	HW Reset	8'h16																																												
Status	Default Value(D7 to D0)																																																														
Power On Sequence	8'h16																																																														
SW Reset	8'h16																																																														
HW Reset	8'h16																																																														

12.2.13 VMCTR 1 (88h)

88H	VCOM Control 1																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	1	0	0	0	1	0	0	0	88H												
Parameter	H	H	R	0	VCM[6:0]							14H												
VCM[6:0]: This command is used to define VCOMH trimming value.																								
Description	VCM[6:0]	VCOMH		VCM[6:0]	VCOMH		VCM[6:0]	VCOMH		VCM[6:0]	VCOMH													
	0000111	GVDD*219/298		0100000	GVDD*244/298		0111001	GVDD*269/298		0111001	GVDD*269/298													
	0001000	GVDD*220/298		0100001	GVDD*245/298		0111010	GVDD*270/298		0111011	GVDD*271/298													
	0001001	GVDD*221/298		0100010	GVDD*246/298		0111011	GVDD*271/298		0111010	GVDD*272/298													
	0001010	GVDD*222/298		0100011	GVDD*247/298		0111100	GVDD*272/298		0111011	GVDD*273/298													
	0001011	GVDD*223/298		0100100	GVDD*248/298		0111101	GVDD*273/298		0111110	GVDD*274/298													
	0001100	GVDD*224/298		0100101	GVDD*249/298		0111111	GVDD*274/298		0111111	GVDD*275/298													
	0001101	GVDD*225/298		0100110	GVDD*250/298		1000000	GVDD*276/298		0100000	GVDD*276/298													
	0001110	GVDD*226/298		0100111	GVDD*251/298		1000001	GVDD*277/298		0100001	GVDD*277/298													
	0001111	GVDD*227/298		0101000	GVDD*252/298		1000001	GVDD*277/298		0100000	GVDD*278/298													
	0010000	GVDD*228/298		0101001	GVDD*253/298		1000010	GVDD*278/298		0100001	GVDD*279/298													
	0010001	GVDD*229/298		0101010	GVDD*254/298		1000011	GVDD*279/298		0100010	GVDD*280/298													
	0010011	GVDD*230/298		0101011	GVDD*255/298		1000100	GVDD*280/298		0100100	GVDD*281/298													
	0010100	GVDD*232/298		0101101	GVDD*257/298		1000110	GVDD*282/298		0101010	GVDD*283/298													
	0010101	GVDD*233/298		0101110	GVDD*258/298		1000111	GVDD*283/298		0101110	GVDD*284/298													
	0010110	GVDD*234/298		0101111	GVDD*259/298		1001000	GVDD*284/298		0101011	GVDD*285/298													
	0010111	GVDD*235/298		0110000	GVDD*260/298		1001001	GVDD*285/298		0101100	GVDD*286/298													
	0011000	GVDD*236/298		0110001	GVDD*261/298		1001010	GVDD*286/298		0101101	GVDD*287/298													
	0011001	GVDD*237/298		0110010	GVDD*262/298		1001011	GVDD*287/298		0101100	GVDD*288/298													
	0011010	GVDD*238/298		0110011	GVDD*263/298		1001100	GVDD*288/298		0101110	GVDD*289/298													
	0011011	GVDD*239/298		0110100	GVDD*264/298		1001101	GVDD*289/298		0101110	GVDD*290/298													
	0011100	GVDD*240/298		0110101	GVDD*265/298		1001110	GVDD*290/298		0101111	GVDD*291/298													
	0011101	GVDD*241/298		0110110	GVDD*266/298		1001111	GVDD*291/298		-	-													
	0011110	GVDD*242/298		0110111	GVDD*267/298		-	-		-	-													
	0011111	GVDD*243/298		0111000	GVDD*268/298		-	-		-	-													
Note: This value need GVDD set in 4.7V.																								
Restriction	Should set “FF=A5” before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							

Default	Status	Default Value(D7 to D0)
	Power On Sequence	8'h14
	SW Reset	8'h14
	HW Reset	8'h14

12.2.14 VMCTR 2 (89h)

89H	VCOM Control 2											
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX
Command	L	H	R	1	0	0	0	1	0	0	1	89H
Parameter	H	H	R	0	VCOM_VDV[6:0]							
Description	VCOM_VDV[6:0]: This command is used to define VCOML trimming value.											
VCOM_VDV[6:0]	VCOML	VCOM_VDV[6:0]	VCOML	VCOM_VDV[6:0]	VCOML							
0000111	VCOMH-(GVDD*253)/298	0100111	VCOMH-(GVDD*285)/298	1000111	VCOMH-(GVDD*318)/298							
0001000	VCOMH-(GVDD*254)/298	0101000	VCOMH-(GVDD*286)/298	1001000	VCOMH-(GVDD*319)/298							
0001001	VCOMH-(GVDD*255)/298	0101001	VCOMH-(GVDD*287)/298	1001001	VCOMH-(GVDD*320)/298							
0001010	VCOMH-(GVDD*256)/298	0101010	VCOMH-(GVDD*288)/298	1001010	VCOMH-(GVDD*321)/298							
0001011	VCOMH-(GVDD*257)/298	0101011	VCOMH-(GVDD*289)/298	1001011	VCOMH-(GVDD*322)/298							
0001100	VCOMH-(GVDD*258)/298	0101100	VCOMH-(GVDD*290)/298	1001100	VCOMH-(GVDD*323)/298							
0001101	VCOMH-(GVDD*259)/298	0101101	VCOMH-(GVDD*291)/298	1001101	VCOMH-(GVDD*324)/298							
0001110	VCOMH-(GVDD*260)/298	0101110	VCOMH-(GVDD*292)/298	1001110	VCOMH-(GVDD*325)/298							
0001111	VCOMH-(GVDD*261)/298	0101111	VCOMH-(GVDD*293)/298	1001111	VCOMH-(GVDD*326)/298							
0010000	VCOMH-(GVDD*262)/298	0110000	VCOMH-(GVDD*294)/298	1010000	VCOMH-(GVDD*327)/298							
0010001	VCOMH-(GVDD*263)/298	0110001	VCOMH-(GVDD*295)/298	1010001	VCOMH-(GVDD*328)/298							
0010010	VCOMH-(GVDD*264)/298	0110010	VCOMH-(GVDD*296)/298	1010010	VCOMH-(GVDD*329)/298							
0010011	VCOMH-(GVDD*265)/298	0110011	VCOMH-(GVDD*297)/298	1010011	VCOMH-(GVDD*330)/298							
0010100	VCOMH-(GVDD*266)/298	0110100	VCOMH-(GVDD*298)/298	1010100	VCOMH-(GVDD*331)/298							
0010101	VCOMH-(GVDD*267)/298	0110101	VCOMH-(GVDD*299)/298	1010101	VCOMH-(GVDD*332)/298							
0010110	VCOMH-(GVDD*268)/298	0110110	VCOMH-(GVDD*300)/298	1010110	VCOMH-(GVDD*333)/298							
0010111	VCOMH-(GVDD*269)/298	0110111	VCOMH-(GVDD*301)/298	1010111	VCOMH-(GVDD*334)/298							
0011000	VCOMH-(GVDD*270)/298	0111000	VCOMH-(GVDD*302)/298	1011000	VCOMH-(GVDD*335)/298							
0011001	VCOMH-(GVDD*271)/298	0111001	VCOMH-(GVDD*303)/298	1011001	VCOMH-(GVDD*336)/298							
0011010	VCOMH-(GVDD*272)/298	0111010	VCOMH-(GVDD*304)/298	1011010	VCOMH-(GVDD*337)/298							
0011011	VCOMH-(GVDD*273)/298	0111011	VCOMH-(GVDD*305)/298	1011011	VCOMH-(GVDD*338)/298							
0011100	VCOMH-(GVDD*274)/298	0111100	VCOMH-(GVDD*307)/298	1011100	VCOMH-(GVDD*339)/298							
0011101	VCOMH-(GVDD*275)/298	0111101	VCOMH-(GVDD*308)/298	1011101	VCOMH-(GVDD*340)/298							
0011110	VCOMH-(GVDD*276)/298	0111110	VCOMH-(GVDD*309)/298	1011110	VCOMH-(GVDD*341)/298							
0011111	VCOMH-(GVDD*277)/298	0111111	VCOMH-(GVDD*310)/298	1011111	VCOMH-(GVDD*342)/298							
0100000	VCOMH-(GVDD*278)/298	1000000	VCOMH-(GVDD*311)/298	1100000	VCOMH-(GVDD*343)/298							
0100001	VCOMH-(GVDD*279)/298	1000001	VCOMH-(GVDD*312)/298	1100001	VCOMH-(GVDD*344)/298							
0100010	VCOMH-(GVDD*280)/298	1000010	VCOMH-(GVDD*313)/298	1100010	VCOMH-(GVDD*345)/298							
0100011	VCOMH-(GVDD*281)/298	1000011	VCOMH-(GVDD*314)/298	-	-							

	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 25%;">0100100</td><td>VCOMH- (GVDD*282)/298</td><td style="width: 25%;">1000100</td><td>VCOMH- (GVDD*315/298)</td><td style="width: 25%;">-</td><td style="width: 25%;">-</td></tr> <tr> <td>0100101</td><td>VCOMH- (GVDD*283)/298</td><td>1000101</td><td>VCOMH- (GVDD*316/298)</td><td>-</td><td>-</td></tr> <tr> <td>0100110</td><td>VCOMH- (GVDD*284)/298</td><td>1000110</td><td>VCOMH- (GVDD*317/298)</td><td>-</td><td>-</td></tr> </table>	0100100	VCOMH- (GVDD*282)/298	1000100	VCOMH- (GVDD*315/298)	-	-	0100101	VCOMH- (GVDD*283)/298	1000101	VCOMH- (GVDD*316/298)	-	-	0100110	VCOMH- (GVDD*284)/298	1000110	VCOMH- (GVDD*317/298)	-	-
0100100	VCOMH- (GVDD*282)/298	1000100	VCOMH- (GVDD*315/298)	-	-														
0100101	VCOMH- (GVDD*283)/298	1000101	VCOMH- (GVDD*316/298)	-	-														
0100110	VCOMH- (GVDD*284)/298	1000110	VCOMH- (GVDD*317/298)	-	-														
Note: This value need VCOMH set in 3.659V, GVDD set in 4.7V.																			
Restriction	Should set "FF=A5" before configure this registers																		
Register Availability	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #f2e0d2;"> <th style="width: 50%;">Status</th><th style="width: 50%;">Availability</th></tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>					Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes		
Status	Availability																		
Normal Mode on,Idle Mode Off,Sleep Out	Yes																		
Normal Mode on,Idle Mode On,Sleep Out	Yes																		
Partial Mode on,Idle Mode Off,Sleep Out	Yes																		
Partial Mode on,Idle Mode On,Sleep Out	Yes																		
Sleep In	Yes																		
Default	<table border="1" style="width: 100%; border-collapse: collapse;"> <thead> <tr style="background-color: #f2e0d2;"> <th style="width: 50%;">Status</th><th style="width: 50%;">Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h34</td></tr> <tr> <td>SW Reset</td><td>8'h34</td></tr> <tr> <td>HW Reset</td><td>8'h34</td></tr> </tbody> </table>					Status	Default Value(D7 to D0)	Power On Sequence	8'h34	SW Reset	8'h34	HW Reset	8'h34						
Status	Default Value(D7 to D0)																		
Power On Sequence	8'h34																		
SW Reset	8'h34																		
HW Reset	8'h34																		

12.2.15 SRCSET (93h)

93H		SOURCE SET																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	0	0	1	0	0	1	1	93H													
Parameter	H	H	R	0	NDL	TE_SEL	SRC_EN_SE_L	CS_DLY_OPTION	0	POLAR_SEL[1:0]	60H														
Description	NDL: Select max or min voltage to clear screen. TE_SEL:Tearing Effect Line Mode SRC_EN_SEL: Decide if the source enable is open during v-porch area. "1" is OPEN, "0" is CLOSE; CS_DLY_OPTION: The CSX signal sent by the interface is delayed 8ns POLAR_SEL[1:0]:Line inversion and frame inversion selection <table border="1" style="margin-left: 20px;"> <thead> <tr> <th>POLAR_SEL[1:0]</th> <th>Description</th> </tr> </thead> <tbody> <tr> <td>00</td> <td>one line inversion</td> </tr> <tr> <td>01</td> <td>two-line inversion</td> </tr> <tr> <td>10</td> <td>four-line inversion</td> </tr> <tr> <td>11</td> <td>frame inversion</td> </tr> </tbody> </table>												POLAR_SEL[1:0]	Description	00	one line inversion	01	two-line inversion	10	four-line inversion	11	frame inversion			
POLAR_SEL[1:0]	Description																								
00	one line inversion																								
01	two-line inversion																								
10	four-line inversion																								
11	frame inversion																								
Restriction	Should set "FF=A5" before configure this registers																								
Register Availability	<table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1" style="margin-left: 20px;"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h60</td> </tr> <tr> <td>SW Reset</td> <td>8'h60</td> </tr> <tr> <td>HW Reset</td> <td>8'h60</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h60	SW Reset	8'h60	HW Reset	8'h60				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h60																								
SW Reset	8'h60																								
HW Reset	8'h60																								

12.2.16 SRCST (94h)

94H		SOURCE START SETTING																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	0	0	1	0	1	0	0	94H													
Parameter	H	H	R	SRC_ST[7:0]									0AH												
Description	src_out_ctrl start position setting.																								
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h0A</td> </tr> <tr> <td>SW Reset</td> <td>8'h0A</td> </tr> <tr> <td>HW Reset</td> <td>8'h0A</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h0A	SW Reset	8'h0A	HW Reset	8'h0A				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h0A																								
SW Reset	8'h0A																								
HW Reset	8'h0A																								

12.2.17 PCHGST (95h)

95H		SOURCE PRECHARGE START SETTING																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	0	0	1	0	1	0	1	95H													
Parameter	H	H	R	PCHG_ST[7:0]											03H										
Description	Source pre-charge start position setting.																								
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h03</td> </tr> <tr> <td>SW Reset</td> <td>8'h03</td> </tr> <tr> <td>HW Reset</td> <td>8'h03</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h03	SW Reset	8'h03	HW Reset	8'h03				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h03																								
SW Reset	8'h03																								
HW Reset	8'h03																								

12.2.18 PWCTR 5 (B1h)

B1H	Power Control 5																										
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX															
Command	L	H	R	1	0	1	1	0	0	0	1	B1H															
Parameter	H	H	R	0	0	0	0	BTH[1:0]	BTL[1:0]	OFH																	
BTM[1:0]: is used to define the ratio in VGH pump.																											
Description	<table border="1"> <thead> <tr> <th>BTM[1:0]</th> <th>BTM[1:0]</th> <th>VGH</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>4*VCI</td></tr> <tr> <td>0</td><td>1</td><td>5*VCI</td></tr> <tr> <td>1</td><td>0</td><td>6*VCI</td></tr> <tr> <td>1</td><td>1</td><td>6*VCI</td></tr> </tbody> </table>												BTM[1:0]	BTM[1:0]	VGH	0	0	4*VCI	0	1	5*VCI	1	0	6*VCI	1	1	6*VCI
BTM[1:0]	BTM[1:0]	VGH																									
0	0	4*VCI																									
0	1	5*VCI																									
1	0	6*VCI																									
1	1	6*VCI																									
BTL[1:0]: is used to define the ratio in VGL pump.		<table border="1"> <thead> <tr> <th>BTL[1:0]</th> <th>BTL[1:0]</th> <th>VGL</th> </tr> </thead> <tbody> <tr> <td>0</td><td>0</td><td>-3*VCI</td></tr> <tr> <td>0</td><td>1</td><td>-4*VCI</td></tr> <tr> <td>1</td><td>0</td><td>-5*VCI</td></tr> <tr> <td>1</td><td>1</td><td>-5*VCI</td></tr> </tbody> </table>											BTL[1:0]	BTL[1:0]	VGL	0	0	-3*VCI	0	1	-4*VCI	1	0	-5*VCI	1	1	-5*VCI
BTL[1:0]	BTL[1:0]	VGL																									
0	0	-3*VCI																									
0	1	-4*VCI																									
1	0	-5*VCI																									
1	1	-5*VCI																									
Restriction	Should set “FF=A5” before configure this registers																										
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td>Sleep In</td><td>Yes</td></tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes			
Status	Availability																										
Normal Mode on,Idle Mode Off,Sleep Out	Yes																										
Normal Mode on,Idle Mode On,Sleep Out	Yes																										
Partial Mode on,Idle Mode Off,Sleep Out	Yes																										
Partial Mode on,Idle Mode On,Sleep Out	Yes																										
Sleep In	Yes																										
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td><td>8'h0F</td></tr> <tr> <td>SW Reset</td><td>8'h0F</td></tr> <tr> <td>HW Reset</td><td>8'h0F</td></tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h0F	SW Reset	8'h0F	HW Reset	8'h0F								
Status	Default Value(D7 to D0)																										
Power On Sequence	8'h0F																										
SW Reset	8'h0F																										
HW Reset	8'h0F																										

12.2.19 PWCTR 6 (B2h)

B2H	Power Control 6																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	1	0	1	1	0	0	1	0	B2H												
Parameter	H	H	R	DDVDH_CLK_SEL[1:0]	VGH_CLK_SEL[1:0]	VGL_CLK_SEL[1:0]	VCL_CLK_SEL[1:0]					55H												
DDVDH_CLK_SEL[1:0] is used to set the operation frequency of DDVDH pump.																								
Description	DDVDH_CLK_SEL [1]			DDVDH_CLK_SEL [0]			Frequency																	
	0			0			1 * OSC																	
	0			1			1/2 * OSC																	
	1			0			1/4 * OSC																	
	1			1			1/8 * OSC																	
	VGH_CLK_SEL [1:0] is used to set the operation frequency of VGH pump.																							
	VGH_CLK_SEL [1]			VGH_CLK_SEL [0]			Frequency																	
	0			0			1 * OSC																	
	0			1			1/2 * OSC																	
	1			0			1/4 * OSC																	
	1			1			1/8 * OSC																	
	VGL_CLK_SEL [1:0] is used to set the operation frequency of VGL pump.																							
	VGL_CLK_SEL [1]			VGL_CLK_SEL [0]			Frequency																	
	0			0			1 * OSC																	
	0			1			1/2 * OSC																	
	1			0			1/4 * OSC																	
	1			1			1/8 * OSC																	
Restriction	Should set “FF=A5” before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default																								

	Status	Default Value(D7 to D0)
	Power On Sequence	8'h55
	SW Reset	8'h55
	HW Reset	8'h55

12.2.20 CHOP (B5h)

B5H		CHOP SET																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	0	1	1	0	1	0	1	B5H													
Parameter	H	H	R	0	0	CHOP_SEL[1:0]	GAM_FLW_FIX	0	GAM_BIAS_FIX[1:0]	30H															
		CHOPPER_SEL: Gamma chopper function option.																							
Description	CHOP_SEL[1:0]		Description																						
	00		2 frame chopper																						
	01		1 line chopper (1 frame chopper polarity change)																						
	10		1 line chopper (2 frame chopper polarity change)																						
	11		NONE																						
		GAM_BIAS_FIX[1:0] is used to adjust gamma op's bias current, default =00. GAM_FLW_FIX is used to change gamma op's driver capacity, default =0.																							
Restriction	Should set "FF=A5" before configure this registers																								
Register Availability			<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>											Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
		<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h30</td> </tr> <tr> <td>SW Reset</td> <td>8'h30</td> </tr> <tr> <td>HW Reset</td> <td>8'h30</td> </tr> </tbody> </table>											Status	Default Value(D7 to D0)	Power On Sequence	8'h30	SW Reset	8'h30	HW Reset	8'h30					
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h30																								
SW Reset	8'h30																								
HW Reset	8'h30																								

12.2.21 GATE_REV (C3h)

C3H	GATE_REV																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	1	1	0	0	0	0	1	1	C3H												
Parameter	H	H	R	0	0	0	SRC_SS	0	0	0	GATE_GS	10H												
Description	SRC_SS: source reverse scan control. "1" is reverse, "0" is normal. GATE_GS: gate reverse scan control. "1" is reverse, "0" is normal.																							
Restriction	Should set "FF=A5" before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h10</td> </tr> <tr> <td>SW Reset</td> <td>8'h10</td> </tr> <tr> <td>HW Reset</td> <td>8'h10</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h10	SW Reset	8'h10	HW Reset	8'h10				
Status	Default Value(D7 to D0)																							
Power On Sequence	8'h10																							
SW Reset	8'h10																							
HW Reset	8'h10																							

12.2.22 REGU_TEST (C4h)

C4H	REGU_TEST																								
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	1	0	0	0	1	0	0	C4H													
Parameter	H	H	R	TEST_BGR_EN	0	0	0	REGU_AD[2:0]			BGR_OUT_EN	00H													
REGU_AD[2:0]: vdd18 trimming signal.																									
Description	REGU_AD[2:0]		VDD18																						
	000		1.85																						
	001		1.90																						
	010		1.96																						
	011		2.11																						
	100		1.60																						
	101		1.67																						
	110		1.74																						
	111		1.80																						
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes	
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00					
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h00																								
SW Reset	8'h00																								
HW Reset	8'h00																								

12.2.23 RDOTP 1 (D1h)

D1H	Read OTP Data 1																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	1	1	0	1	0	0	0	1	D1H												
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X												
Parameter2	H	R	H	OTP_RD_DAT[7:0]								-												
Description	OTP read data[7:0]																							
Restriction	The 1st Parameter is dummy read. Should set “FF=A5” before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value(D7 to D0)																							
Power On Sequence	8'h00																							
SW Reset	8'h00																							
HW Reset	8'h00																							

12.2.24 RDDID (D3h)

D3H	Read Display ID																														
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	L	R	H	0	0	0	0	0	1	0	0	D3H																			
Parameter1	H	R	H	X	X	X	X	X	X	X	X	X																			
Parameter2	H	R	H	SYS_ID1[7:0]								33H																			
Parameter3	H	R	H	SYS_ID2[7:0]								30H																			
Parameter4	H	R	H	SYS_ID3[7:0]								25H																			
Description	This read byte returns 24-bit display identification. The 1st Parameter is dummy read. The 2st Parameter (SYS_ID1): LCD module's manufacture ID. The 3st Parameter (SYS_ID2): LCD module/driver version ID. The 4st Parameter (SYS_ID3): LCD module/driver version ID. Note: Commands RDDID1/2/3 (DAh, DBh, DCh) read data correspond to the parameters 1, 2, 3 of command D3h, respectively.																														
Restriction	None																														
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes							
Status	Availability																														
Normal Mode on,Idle Mode Off,Sleep Out	Yes																														
Normal Mode on,Idle Mode On,Sleep Out	Yes																														
Partial Mode on,Idle Mode Off,Sleep Out	Yes																														
Partial Mode on,Idle Mode On,Sleep Out	Yes																														
Sleep In	Yes																														
Default	<table border="1"> <thead> <tr> <th rowspan="2">Status</th> <th colspan="3">Default Value</th> </tr> <tr> <th>ID1</th> <th>ID2</th> <th>ID3</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h33</td> <td>8'h30</td> <td>8'h25</td> </tr> <tr> <td>SW Reset</td> <td>8'h33</td> <td>8'h30</td> <td>8'h25</td> </tr> <tr> <td>HW Reset</td> <td>8'h33</td> <td>8'h30</td> <td>8'h25</td> </tr> </tbody> </table>												Status	Default Value			ID1	ID2	ID3	Power On Sequence	8'h33	8'h30	8'h25	SW Reset	8'h33	8'h30	8'h25	HW Reset	8'h33	8'h30	8'h25
Status	Default Value																														
	ID1	ID2	ID3																												
Power On Sequence	8'h33	8'h30	8'h25																												
SW Reset	8'h33	8'h30	8'h25																												
HW Reset	8'h33	8'h30	8'h25																												

12.2.25 OTPCTR 0 (E0h)

E1H		OTP Control 0																													
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																			
Command	L	H	R	1	1	1	0	0	0	0	1	E0H																			
Parameter	H	H	R	0	0	0	0	0	OTP_PTM[2:0]			00H																			
Description	Detail operations refer to OTP datasheet.																														
Restriction	Should set “FF=A5” before configure this registers																														
Register Availability	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td colspan="2">Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="2">Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="2">Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="2">Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="2">Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status		Availability	Normal Mode on,Idle Mode Off,Sleep Out		Yes	Normal Mode on,Idle Mode On,Sleep Out		Yes	Partial Mode on,Idle Mode Off,Sleep Out		Yes	Partial Mode on,Idle Mode On,Sleep Out		Yes	Sleep In		Yes
Status		Availability																													
Normal Mode on,Idle Mode Off,Sleep Out		Yes																													
Normal Mode on,Idle Mode On,Sleep Out		Yes																													
Partial Mode on,Idle Mode Off,Sleep Out		Yes																													
Partial Mode on,Idle Mode On,Sleep Out		Yes																													
Sleep In		Yes																													
Default	<table border="1"> <thead> <tr> <th colspan="2">Status</th><th>Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td colspan="2">Power On Sequence</td><td>8'h00</td></tr> <tr> <td colspan="2">SW Reset</td><td>8'h00</td></tr> <tr> <td colspan="2">HW Reset</td><td>8'h00</td></tr> </tbody> </table>													Status		Default Value(D7 to D0)	Power On Sequence		8'h00	SW Reset		8'h00	HW Reset		8'h00						
Status		Default Value(D7 to D0)																													
Power On Sequence		8'h00																													
SW Reset		8'h00																													
HW Reset		8'h00																													

12.2.25 OTPCTR 1 (E1h)

E1H		OTP Control 1																																																																																									
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																															
Command	L	H	R	1	1	1	0	0	0	0	1	E1H																																																																															
Parameter	H	H	R	0	VPP_S RC_SEL	OTP_B URN_E N	0	OTP_SCL K	OTP_WR_ EN	OTP_RD_ EN	OTP_P CT	00H																																																																															
Description	Detail operations refer to OTP datasheet.																																																																																										
Restriction	Should set “FF=A5” before configure this registers																																																																																										
Register Availability	<table border="1"> <thead> <tr> <th colspan="7">Status</th><th colspan="6">Availability</th></tr> </thead> <tbody> <tr> <td colspan="7">Normal Mode on,Idle Mode Off,Sleep Out</td><td colspan="6">Yes</td></tr> <tr> <td colspan="7">Normal Mode on,Idle Mode On,Sleep Out</td><td colspan="6">Yes</td></tr> <tr> <td colspan="7">Partial Mode on,Idle Mode Off,Sleep Out</td><td colspan="6">Yes</td></tr> <tr> <td colspan="7">Partial Mode on,Idle Mode On,Sleep Out</td><td colspan="6">Yes</td></tr> <tr> <td colspan="7">Sleep In</td><td colspan="6" rowspan="6">Yes</td></tr> </tbody> </table>													Status							Availability						Normal Mode on,Idle Mode Off,Sleep Out							Yes						Normal Mode on,Idle Mode On,Sleep Out							Yes						Partial Mode on,Idle Mode Off,Sleep Out							Yes						Partial Mode on,Idle Mode On,Sleep Out							Yes						Sleep In							Yes					
Status							Availability																																																																																				
Normal Mode on,Idle Mode Off,Sleep Out							Yes																																																																																				
Normal Mode on,Idle Mode On,Sleep Out							Yes																																																																																				
Partial Mode on,Idle Mode Off,Sleep Out							Yes																																																																																				
Partial Mode on,Idle Mode On,Sleep Out							Yes																																																																																				
Sleep In							Yes																																																																																				
Default	<table border="1"> <thead> <tr> <th colspan="4">Status</th><th colspan="10">Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td colspan="4">Power On Sequence</td><td colspan="10">8'h00</td></tr> <tr> <td colspan="4">SW Reset</td><td colspan="10">8'h00</td></tr> <tr> <td colspan="4">HW Reset</td><td colspan="10">8'h00</td></tr> </tbody> </table>														Status				Default Value(D7 to D0)										Power On Sequence				8'h00										SW Reset				8'h00										HW Reset				8'h00																														
Status				Default Value(D7 to D0)																																																																																							
Power On Sequence				8'h00																																																																																							
SW Reset				8'h00																																																																																							
HW Reset				8'h00																																																																																							

12.2.26 OTPCTR 2 (E2h)

E2H		OTP Control 2																						
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX												
Command	L	H	R	1	1	1	0	0	0	1	0	E2H												
Parameter	H	H	R	0	0	0	0	0	0	OTP_BL_EN	OTP_WL_EN	00H												
Description	Detail operations refer to OTP datasheet.																							
Restriction	Should set “FF=A5” before configure this registers																							
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>												Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																							
Normal Mode on,Idle Mode Off,Sleep Out	Yes																							
Normal Mode on,Idle Mode On,Sleep Out	Yes																							
Partial Mode on,Idle Mode Off,Sleep Out	Yes																							
Partial Mode on,Idle Mode On,Sleep Out	Yes																							
Sleep In	Yes																							
<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>												Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00					
Status	Default Value(D7 to D0)																							
Power On Sequence	8'h00																							
SW Reset	8'h00																							
HW Reset	8'h00																							

12.2.26 OTPCTR 3 (E3h)

E2H		OTP Control 3																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	1	1	0	0	0	1	0	E3H													
Parameter	H	H	R	OTP_PADDR[7:0]									00H												
Description	Detail operations refer to OTP datasheet.																								
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h00																								
SW Reset	8'h00																								
HW Reset	8'h00																								

12.2.27 OTPCTR 5 (E5h)

E3H		OTP Control 5																							
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX													
Command	L	H	R	1	1	1	0	0	0	1	1	E5H													
Parameter	H	H	R	OTP_WR_DAT[7:0]																					
Description	Detail operations refer to OTP datasheet.																								
Restriction	Should set “FF=A5” before configure this registers																								
Register Availability	<table border="1"> <thead> <tr> <th>Status</th> <th>Availability</th> </tr> </thead> <tbody> <tr> <td>Normal Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Normal Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode Off,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Partial Mode on,Idle Mode On,Sleep Out</td> <td>Yes</td> </tr> <tr> <td>Sleep In</td> <td>Yes</td> </tr> </tbody> </table>													Status	Availability	Normal Mode on,Idle Mode Off,Sleep Out	Yes	Normal Mode on,Idle Mode On,Sleep Out	Yes	Partial Mode on,Idle Mode Off,Sleep Out	Yes	Partial Mode on,Idle Mode On,Sleep Out	Yes	Sleep In	Yes
Status	Availability																								
Normal Mode on,Idle Mode Off,Sleep Out	Yes																								
Normal Mode on,Idle Mode On,Sleep Out	Yes																								
Partial Mode on,Idle Mode Off,Sleep Out	Yes																								
Partial Mode on,Idle Mode On,Sleep Out	Yes																								
Sleep In	Yes																								
Default	<table border="1"> <thead> <tr> <th>Status</th> <th>Default Value(D7 to D0)</th> </tr> </thead> <tbody> <tr> <td>Power On Sequence</td> <td>8'h00</td> </tr> <tr> <td>SW Reset</td> <td>8'h00</td> </tr> <tr> <td>HW Reset</td> <td>8'h00</td> </tr> </tbody> </table>													Status	Default Value(D7 to D0)	Power On Sequence	8'h00	SW Reset	8'h00	HW Reset	8'h00				
Status	Default Value(D7 to D0)																								
Power On Sequence	8'h00																								
SW Reset	8'h00																								
HW Reset	8'h00																								


12.2.28 OTPCTR 6 (E6h)

E4H		OTP Control 6																																																																																									
	D/CX	RDX	WRX	D7	D6	D5	D4	D3	D2	D1	D0	HEX																																																																															
Command	L	H	R	1	1	1	0	0	1	0	0	E6H																																																																															
Parameter	H	H	R	0	0	0	0	0	0	OTP_ESD_EN	OTP_SLPOUT_EN	02H																																																																															
Description	OTP_ESD_EN: The switch to decide if reload OTP after ESD triggered. OTP_SLPOUT_EN: The switch to decide if reload OTP after SLPOUT command.																																																																																										
Restriction	Should set “FF=A5” before configure this registers																																																																																										
Register Availability	<table border="1"> <thead> <tr> <th colspan="12">Status</th><th>Availability</th></tr> </thead> <tbody> <tr> <td colspan="12">Normal Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Normal Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Partial Mode on,Idle Mode Off,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Partial Mode on,Idle Mode On,Sleep Out</td><td>Yes</td></tr> <tr> <td colspan="12">Sleep In</td><td>Yes</td></tr> </tbody> </table>													Status												Availability	Normal Mode on,Idle Mode Off,Sleep Out												Yes	Normal Mode on,Idle Mode On,Sleep Out												Yes	Partial Mode on,Idle Mode Off,Sleep Out												Yes	Partial Mode on,Idle Mode On,Sleep Out												Yes	Sleep In												Yes
Status												Availability																																																																															
Normal Mode on,Idle Mode Off,Sleep Out												Yes																																																																															
Normal Mode on,Idle Mode On,Sleep Out												Yes																																																																															
Partial Mode on,Idle Mode Off,Sleep Out												Yes																																																																															
Partial Mode on,Idle Mode On,Sleep Out												Yes																																																																															
Sleep In												Yes																																																																															
Default	<table border="1"> <thead> <tr> <th colspan="6">Status</th><th colspan="8">Default Value(D7 to D0)</th></tr> </thead> <tbody> <tr> <td colspan="6">Power On Sequence</td><td colspan="8">8'h02</td></tr> <tr> <td colspan="6">SW Reset</td><td colspan="8">8'h02</td></tr> <tr> <td colspan="6">HW Reset</td><td colspan="8">8'h02</td></tr> </tbody> </table>														Status						Default Value(D7 to D0)								Power On Sequence						8'h02								SW Reset						8'h02								HW Reset						8'h02																												
Status						Default Value(D7 to D0)																																																																																					
Power On Sequence						8'h02																																																																																					
SW Reset						8'h02																																																																																					
HW Reset						8'h02																																																																																					

13. Example Panel Connection (GM="011")


CASE 1: First pixel is at left_top of the panel

RGB order is “R.G.B”




CASE 2: First pixel is at left_top of the panel

RGB order is “B.G.R”



CASE 3: First pixel is at Right_bottom of the panel
RGB order is “R.G.B”



CASE 3: First pixel is at Right_bottom of the panel

- Direction default setting(H/W)

SMX = 0

SMY = 0

SRGB = 0

S1 = Filter R

S2 = Filter G


S3 = Filter B

- Display direction control (S/W)

- X- Mirror control by MX

- Y- Mirror control by MY


-XY- Exchange control by MV



CASE 4: First pixel is at Right_bottom of the panel

RGB order is “B.G.R”

CASE 3: First pixel is at Right_bottom of the panel
RGB order is “R.G.B”



- Direction default setting(H/W)

SMX = 0

SMY = 0

SRGB = 1

S1 = Filter B

S2 = Filter G


S3 = Filter R

- Display direction control (S/W)


- X- Mirror control by MX

- Y- Mirror control by MY

-XY- Exchange control by MV



14. OTP Flow



15. Electrical Characteristics

15.1. Absolute Maximum Ratings

The absolute maximum rating is listed on following table. When NV3023B is used out of the absolute maximum ratings, the NV3023B may be permanently damaged. So working within the following electrical characteristics limit is strongly recommended during normal operation.

Item	Symbol	Unit	Value Note
Supply voltage	VCI	V	-0.3~+4.8
Supply voltage(Logic)	IOVCC	V	-0.3~+3.6
Supply voltage(Digital)		V	-0.3~+1.95
Driver supply voltage	VGH-VGL	V	-0.3~+30.0
Logic input voltage range	VIN	V	-0.3~IOVCC+0.3
Logic output voltage range		V	-0.3~IOVCC+0.3
Operation temperature	Topr	°C	-35~+85
Storage temperature		°C	-55~+110

Note: If one of the above items is exceeded its maximum limitation momentarily, the quality of the product may be degraded. Absolute maximum limitation, therefore, specify the values exceeding which the product may be physically damaged. Be sure to use the product within the recommend range .

15.2. DC Characteristics

Item	Symbol	Unit	Condition	Min.	Typ.	Max.	Note
Power & Operation Voltage							
Analog Operation Voltage	VCI	V	Operation Voltage	2.5	2.75	4.8	Note2
Logic Operation Voltage	IOVCC	V	I/O Supply Voltage	1.65	1.8	3.6	Note2
Digital Operation Voltage	VDD	V	Digital Supply Voltage		1.85		Note2
Gate Driver High Voltage	VGH	V		10		15	Note3
Gate Driver Low Voltage	VGL	V		-13		-7.5	Note3
Driver Supply Voltage		V	VGH-VGL	17.5		28	Note3
Input/Output							
Logic High Level Input Voltage	VIH	V		0.7IOVCC		IOVCC	Note1,2, 3
Logic Low Level Input Voltage	VIL	V		VSS		0.3IOVCC	Note1,2, 3
Logic High Level Output Voltage	VOH	V	IOH=-1.0mA	0.8IOVCC		IOVCC	Note1,2, 3
Logic Low Level Output Voltage	VOL	V	IOL=1.0mA	VSS		0.2IOVCC	Note1,2, 3
Logic Input Leakage Current	IIL	uA	VIN=IOVCC or VSS	-0.1		0.1	Note1,2, 3
VCOM Operation							
VCOM High Voltage	VCOMH	V	Ccom=12nF	2.793	3.659	4.833	Note3
VCOM Low Voltage	VCOML	V	Ccom=12nF	-2.093	-1.041	0.631	Note3
VCOM Amplitude Voltage	VOMA	V	VCOMH-VCOML	3.226	4.7	5.731	Note3
Source Driver							
Source Output Range	Vsout	V		0.10		4.90	Note4
Gama Reference Voltage	GVDD	V		3.8	4.7	4.95	Note3

Note 1: IOVCC=1.65 to 3.6V, VCI=2.5 to 3.6V, AGND=GND=0V, Ta=-30 to 70 (to +85 °C °C no damage)

Note2: Please supply digital IOVCC voltage equal or less than analog VCI voltage. (IOVCC ≤ VCI)


Note2, 3, 4: When the measurements are performed with LCD module. Measurement Points are like below.

Note3: CSX, RDX, WRX, D[23:0], D/CX, RESX, TE, PCLK, VS, HS, DE, SDA, SCL, GM2, GM1, GM0, RCM1, RCM0, P68, IM2, IM1, IM0, SRGB, REV, SMX, SMY, RL, TB, IDM, SHUT, PREG, GS and Test pins.

Note5: Source channel loading = 10pF/channel, Gate channel loading = 50pF/channel

15.3. AC Characteristics

15.3.1 Parallel MCU 8-bit BUS



Note: Logic high and low levels are specified as 30% and 70% of IOVCC for Input signals.

Table 15.3.1 AC characteristics of parallel MCU I/F in asynchronous mode

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
D/CX	TAST	Address Setup Time	0		ns	
	THAT	Address Hold Time (W/R)	10		ns	
CSX	TCHW	“S” “H” Pulse Width	0		ns	
	TCS	Chip Select Setup Time(W)	10		ns	
	TRCS	Chip Select Setup Time (Read ID)	45		ns	
	TRCSFM	Chip Select Setup Time (Read FM)	355		ns	
	TCSF	Chip Select Wait Time (W/R)	10		ns	
WRX	TWC	Write Cycle	80		ns	
	TWRH	Control Pulse H Duration	40		ns	
	TWRL	Control Pulse L Duration	40		ns	
RDX	TRC	Read Cycle(ID)	160		ns	When Read ID
	TRDH	Control Pulse H Duration(ID)	90		ns	
	TRDL	Control Pulse L Duration(ID)	45		ns	
RDX	TRCFM	Read Cycle(FM)	450		ns	When Read From Frame Memory
	TRDHFM	Control Pulse H	90		ns	

		Duration(FM)				
	TRDLFM	Control Pulse L Duration(FM)	355		ns	
D[7:0]	TDST	Data Setup Time	10		ns	CLmax=30pF CLmin=8pF
	TDHT	Data Hold Time	10		ns	
	TRAT	Read Access Time(ID)		40	ns	
	TRATFM	Read Access Time(FM)		340	ns	
	TODH	Output Disable Time	20	80	ns	

Note 1: IOVCC 1.65 to 3.6V, VCI=2.6 to 3.6V, AGND=GND=0V, Ta=-30 to 70 °C (to +85°C no damage)

Note 2: This input signal rise time and fall time (tr, tf) is specified at 15 ns or less. Logic high and low levels are specified as 30% and 70% of IOVCC for input signals

15.3.2 Display Serial Interface(SPI)

15.3.2.1 SPI 3-Wire Interface




Table 15.3.2.1: 3-pin Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
CSX	TCSS	Chip Select Setup Time	10		ns	
	TCSH	Chip Select Hold Time	30		ns	
	TCHW	Chip Select "H" Pulse Width	30		ns	
SCL	TSCYCW	Serial Clock Cycle(Write)	16		ns	
	TSHW	S" L " " H " Pulse Width(Write)	8		ns	
	TSLW	S" L " " L " Pulse Width(Write)	8		ns	
	TSCYCR	Serial Clock Cycle(Read)	150		ns	
	TSHR	S" L " " H " Pulse Width(Read)	60		ns	
	TSLR	S" L " " L " Pulse Width(Read)	60		ns	

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
SDA(DIN) /(DOUT)	TSDS	Data Setup Time	15		ns	CLmax=30pF CLmin=8pF
	TSDH	Data Hold Time	5		ns	
	TACC	Access Time	5	50	ns	
	TOH	Output Disable Time	10		ns	

Note 1: IOVCC=1.65 to 3.6V, VCI=2.6 to 3.6V, AGND=GND=0V. Ta=-30 to 70°C (to +85°C no damage)

Note 2: The input signal rise time and fall time(t_r , t_f) is specified at 15 ns or less. Logic high and low levels are specified as 10% and 90% of IOVCC for Input signals.

15.3.2.2 SPI 4-Wire Interface




Table 15.3.2.2: 4 pin Serial Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
CSX	TCSS	Chip Select Setup Time	10		ns	
	TCSH	Chip Select Hold Time	30		ns	
	TCHW	Chip Select "H" Pulse Width	30		ns	
SCL	TSCYCW	Serial Clock Cycle(Write)	16		ns	
	TSHW	S"L""H" Pulse Width(Write)	8		ns	
	TSLW	S"L""L" Pulse Width(Write)	8		ns	
	TSCYCR	Serial Clock Cycle(Read)	150		ns	

	TSHR	S''L'''H'' Pulse Width(Read)	60		ns	
	TSLR	S''L'''L'' Pulse Width(Read)	60		ns	
D/CX	TDCS	D/CX Setup Time	5		ns	
	TDCH	D/CX Hold Time	5		ns	
SDA(DIN) (DOUT)	TSDS	Data Setup Time	9.5		ns	
	TSDH	Data Hold Time	5		ns	
	TACC	Access Time	5	50	ns	CLmax=30pF CLmin=8pF
	TOH	Output Disable Time	10		ns	

Note 1: IOVCC=1.65 to 3.6V, VCI=2.6 to 3.6V, AGND=GND=0V. Ta=-30 to 70°C (to +85°C no damage)

Note 2: The input signal rise time and fall time (t_r , t_f) is specified at 15 ns or less. Logic high and low levels are specified as 10% and 90% of IOVCC for Input signals.

15.3.3 Parallel RGB 6-bit BUS




Table 15.3.3 RGB Interface Characteristics

Signal	Symbol	Parameter	MIN	MAX	UNIT	Description
PCLK	TPCLKCYC	TPCLK Cycle Time	66	-	ns	
	TPCLKLT	Pixel Low Pulse Width	15	-	ns	
	TPCLKHT	Pixel High Pulse Width	15	-	ns	
VS	TVSST	Vertical Sync.setup time	15	-	ns	
	TVSHT	Vertical Sync.hold time	15	-	ns	
HS	THSST	Horizontal Sync.setup time	15	-	ns	
	THSHT	Horizontal Sync.hold time	15	-	ns	
DE	TDEST	Data Enable Setup Time	15	-	ns	
	TDEHT	Data Enable Hold Time	15	-	ns	
D[5:0]	TDST	Data Setup Time	15	-	ns	
	TDHT	Data Hold Time	15	-	ns	

16. Revision History

Date	Revision	Page	Description
2018/07/12	V1.0	All	First Release
2018/10/10	V1.1	All	
2018/10/23	V1.2	All	
2022/04/28	V1.3	All	
2022/05/10	V1.4	1~11	
2022/06/21	V1.5		1.87H, 88H, 89H default value and list 2.VCOMH, VCOML, GVDD driver output voltage and High Voltage / Low Voltage 3.SPI 4-wire sequence diagram
2022/07/22	V1.6	110	Update the default value of 53H
2022/11/09	V1.7	111~114	Update the Frame rate
2022/12/05	V1.8	All	Update the MCU Interface and RGB Interface
2023/02/02	V1.9	7	Add description of 2 data line SPI
2023/05/07	V2.0		Update the register section
2023/07/24	V2.1	134	Update the OTP Flow in chapter14
2023/08/18	V2.2	99	Update the 3Dh register
2023/08/30	V2.3		Update the “Chapter 2 Pin Descriptions” and “Chapter 3 Bump Arrangement and Coordination”
2023/09/28	V2.4	140	Update the value of TSDS of SPI 4-Wire Interface in “Chapter 15.3.2.2”
2023/11/17	V2.5	8	Add the description of EXTC pad in “Chapter 2”
2023/12/18	V2.6	10	Add the recommended wiring resistance values in “Chapter 3.2 Pin Connection”
2023/12/22	V2.7	93	Add the 44h register in “Chapter 12.1.31 LVD_DETECT”